summaryrefslogtreecommitdiff
path: root/arch/x86/dts
Commit message (Expand)AuthorAgeLines
* Various Makefiles: Add SPDX-License-Identifier tagsTom Rini2015-11-10-0/+4
* x86: Add support for Advantech SOM-6896George McCollister2015-10-21-1/+45
* x86: galileo: Enable mrc cacheBin Meng2015-10-21-0/+4
* x86: Remove unused rw-mrc-cache properties in the link and panther dts filesBin Meng2015-10-21-5/+0
* x86: Enable mrc cache for bayleybay and minnowmaxBin Meng2015-10-21-0/+12
* x86: galileo: Add PCIe root port IRQ routingBin Meng2015-09-16-0/+12
* x86: Convert to use driver model pci on quark/galileoBin Meng2015-09-09-2/+6
* x86: panther: Add PCI and video configurationSimon Glass2015-09-09-0/+10
* exynos: x86: dts: Add tpm nodes to the device tree for Chrome OS devicesSimon Glass2015-08-31-0/+10
* x86: crownbay: Support Topcliff integrated pci uart devices with driver modelBin Meng2015-08-26-5/+10
* x86: crownbay: Enable on-board SMSC superio keyboard controllerBin Meng2015-08-26-1/+1
* x86: minnowmax: Correct pad-offset value for host_en1Simon Glass2015-08-26-1/+1
* x86: minnowmax: Add access to GPIOs E0, E1, E2Simon Glass2015-08-26-0/+27
* x86: baytrail: Support multiple microcode copiesBin Meng2015-08-26-0/+9
* x86: baytrail: Add microcode for BayTrail-I D0 steppingBin Meng2015-08-26-0/+3284
* x86: minnowmax: Define and enable interrupt setupSimon Glass2015-08-14-3/+66
* x86: baytrail: Configure FSP UPD from device treeAndrew Bradford2015-08-14-0/+94
* x86: dts: Add a device tree file for EFISimon Glass2015-08-05-0/+23
* x86: bayleybay: Configure PCI IRQBin Meng2015-08-05-0/+63
* x86: Add Intel Bayley Bay board supportBin Meng2015-08-05-1/+136
* x86: Add microcode for BayTrail-I B0 steppingBin Meng2015-08-05-0/+4244
* x86: qemu: Add MP initializationBin Meng2015-08-05-0/+14
* x86: qemu: Enable writing MP tableBin Meng2015-07-28-0/+24
* x86: Convert to use driver model pci on queensbay/crownbayBin Meng2015-07-28-1/+5
* x86: Enable DM RTC support for all x86 boardsBin Meng2015-07-28-0/+7
* dm: x86: minnowmax: Move PCI to use driver modelSimon Glass2015-07-14-0/+10
* x86: queensbay: Change PCIe root ports' interrupt routingBin Meng2015-07-14-4/+16
* x86: queensbay: Correct Topcliff device irqsBin Meng2015-07-14-12/+12
* x86: crownbay: Enable DM RTC supportBin Meng2015-07-14-0/+7
* x86: crownbay: Add MP initializationBin Meng2015-07-14-0/+20
* x86: gpio: add pinctrl support from the device treeGabriel Huau2015-06-04-0/+23
* x86: qemu: Implement PIRQ routingBin Meng2015-06-04-0/+48
* x86: coreboot: Control I/O port 0xb2 writing via device treeBin Meng2015-06-04-0/+1
* x86: qemu: Create separate i440fx and q35 device treesBin Meng2015-06-04-2/+37
* x86: quark: Implement PIRQ routingBin Meng2015-06-04-0/+22
* x86: Refactor PIRQ routing supportBin Meng2015-06-04-0/+54
* x86: Support QEMU x86 targetsBin Meng2015-06-04-1/+36
* x86: Enable multi-core init for Minnowboard MAXSimon Glass2015-04-30-0/+20
* x86: link: Add PCH driver to support SPI FlashSimon Glass2015-04-29-1/+1
* x86: minnowmax: use the correct NOR in the configurationGabriel Huau2015-04-29-1/+1
* x86: minnowmax: add GPIO banks in the device treeGabriel Huau2015-04-29-0/+42
* x86: Add alias for SPI node in the board dtsBin Meng2015-04-29-2/+11
* x86: chromebook_link: dts: Add PCH and LPC devicesSimon Glass2015-04-18-31/+39
* dm: x86: pci: Convert chromebook_link to use driver model for pciSimon Glass2015-04-18-1/+2
* dm: x86: pci: Convert coreboot to use driver model for pciSimon Glass2015-04-18-0/+7
* x86: Add support for panther (Asus Chromebox)Simon Glass2015-04-16-0/+65
* x86: Add SPI support to quark/galileoBin Meng2015-02-06-0/+13
* x86: galileo: Add GPIO supportBin Meng2015-02-06-0/+14
* x86: quark: Call MRC in dram_init()Bin Meng2015-02-06-0/+25
* x86: Add basic Intel Galileo board supportBin Meng2015-02-06-0/+44
generated by cgit v1.1 at 2024-11-10 08:35:09 +0000