summaryrefslogtreecommitdiff
path: root/arch/x86/dts
Commit message (Expand)AuthorAgeLines
* x86: qemu: Mark ucode as optional for SPL in u-boot.dtsiBin Meng2017-02-07-0/+6
* x86: qemu: Set up device tree for SPLBin Meng2017-02-07-0/+8
* x86: link: Set up device tree for SPLSimon Glass2017-02-07-1/+14
* x86: link: Add SPL declarations to the binman imageSimon Glass2017-02-07-0/+19
* x86: dts: Mark serial as needed before relocationSimon Glass2017-02-06-0/+1
* x86: Add file names from Kconfig in CMC/FSP/VGA nodes in u-boot.dtsiBin Meng2016-12-26-0/+3
* x86: quark: Fix build error for quark-based boardsBin Meng2016-12-26-0/+17
* x86: Use binman all x86 boardsSimon Glass2016-12-20-0/+80
* x86: coreboot: Convert to use DM coreboot video driverBin Meng2016-10-12-0/+11
* x86: Add theadorable-x86-dfi-bt700 board supportStefan Roese2016-08-16-0/+22
* x86: Add DFI BT700 BayTrail board supportStefan Roese2016-08-16-0/+331
* x86: conga-qeval20-qa3: Add SMBus support and SMSC2513 config codeStefan Roese2016-08-16-7/+11
* x86: som-db5800-som-6867: fix SERIRQ on resetGeorge McCollister2016-08-16-0/+6
* x86: Add Advantech SOM-DB5800/SOM-6867 supportGeorge McCollister2016-07-12-1/+291
* x86: baytrail: Configure card detect pin of the SD controllerBin Meng2016-06-12-0/+45
* x86: baytrail: Change fsp, emmc-boot-mode to "auto"Bin Meng2016-06-12-3/+3
* x86: baytrail: Add 'reg' property in the pinctrl nodeBin Meng2016-06-12-0/+7
* x86: galileo: Enable CPU driverBin Meng2016-05-23-0/+12
* x86: Use latest microcode for all BayTrail boardsBin Meng2016-05-23-6574/+6
* x86: baytrail: Update to latest microcodeBin Meng2016-05-23-0/+6568
* x86: dts: Update to include ACTL register detailsBin Meng2016-05-23-0/+7
* x86: Add congatec conga-QA3/E3845-4G (Bay Trail) supportStefan Roese2016-03-17-0/+279
* x86: Add support for the samus chromebookSimon Glass2016-03-17-0/+629
* x86: dts: Drop memory SPD compatible stringSimon Glass2016-03-17-1/+0
* x86: link: Add pin configuration to the device treeSimon Glass2016-03-17-0/+155
* x86: broadwell: Add a few microcode filesSimon Glass2016-03-17-0/+2272
* x86: dts: link: Add board ID GPIOsSimon Glass2016-03-17-0/+2
* x86: dts: link: Move SPD info into the memory controllerSimon Glass2016-03-17-111/+110
* x86: link: Add required GPIO propertiesSimon Glass2016-03-17-3/+9
* x86: Add Intel Cougar Canyon 2 boardBin Meng2016-02-21-0/+105
* x86: minnowmax: Drop io-base property in the pch_pinctrl nodeBin Meng2016-02-05-1/+0
* x86: ich6_gpio: Convert to use proper DM APIBin Meng2016-02-05-153/+163
* spi: ich: Use compatible strings to distinguish controller versionBin Meng2016-02-05-7/+7
* x86: Correct spi node aliasBin Meng2016-01-28-14/+14
* x86: ivybridge: Use syscon for the GMA deviceSimon Glass2016-01-24-1/+2
* x86: ivybridge: Drop special EHCI initSimon Glass2016-01-24-0/+12
* x86: ivybridge: Convert SDRAM init to use driver modelSimon Glass2016-01-24-0/+6
* x86: ivybridge: Use the I2C driver to perform SMbus initSimon Glass2016-01-24-0/+6
* x86: ivybridge: Drop the special PCI driverSimon Glass2016-01-24-1/+1
* x86: ivybridge: Do the SATA init before relocationSimon Glass2016-01-24-7/+9
* x86: ivybridge: Use common CPU init codeSimon Glass2016-01-24-0/+34
* x86: ivybridge: Add a driver for the bd82x6x northbridgeSimon Glass2016-01-24-0/+7
* x86: ivybridge: Move lpc_early_init() to probe()Simon Glass2016-01-24-2/+1
* x86: ivybridge: Set up the LPC device using driver modelSimon Glass2016-01-24-0/+1
* dm: x86: queensbay: Add an interrupt driverSimon Glass2016-01-24-1/+1
* dm: x86: quark: Add an interrupt driverSimon Glass2016-01-24-1/+1
* dm: x86: spi: Convert ICH SPI driver to driver model PCI APISimon Glass2016-01-24-323/+371
* x86: qemu: remove cpu node in device treeMiao Yan2016-01-13-14/+0
* x86: qemu: add a cpu uclass driver for qemu targetMiao Yan2016-01-13-4/+4
* x86: ivybridge: Add microcode blobs for all the steppingsBin Meng2016-01-13-0/+2472
generated by cgit v1.1 at 2024-11-20 04:59:51 +0000