summaryrefslogtreecommitdiff
path: root/arch/x86/cpu
Commit message (Expand)AuthorAgeLines
* Kconfig: Move CONFIG_BOOTSTAGE to KconfigSimon Glass2015-04-18-1/+1
* x86: chromebook_link: dts: Add PCH and LPC devicesSimon Glass2015-04-18-2/+13
* dm: x86: Add a uclass for a Platform Controller HubSimon Glass2015-04-18-9/+0
* dm: x86: spi: Convert ICH SPI driver to driver modelSimon Glass2015-04-18-10/+14
* dm: x86: pci: Convert chromebook_link to use driver model for pciSimon Glass2015-04-18-65/+57
* dm: x86: pci: Convert coreboot to use driver model for pciSimon Glass2015-04-18-47/+16
* dm: x86: pci: Add a PCI driver for driver modelSimon Glass2015-04-18-0/+40
* x86: Split up arch_cpu_init()Simon Glass2015-04-16-0/+8
* x86: Add a x86_ prefix to the x86-specific PCI functionsSimon Glass2015-04-16-175/+179
* x86: Support machines with >4GB of RAMSimon Glass2015-04-16-2/+4
* x86: quark: Enable on-chip ethernet controllersBin Meng2015-03-24-0/+19
* arch/x86/cpu/quark/mrc.c: Switch to U_BOOT_DATE / U_BOOT_TIMETom Rini2015-03-24-1/+2
* x86: quark: MRC codes clean upBin Meng2015-03-24-1049/+955
* remove unnecessary version.h includesRob Herring2015-03-24-1/+0
* x86: Add SD/MMC support to quark/galileoBin Meng2015-02-06-0/+11
* x86: Add SPI support to quark/galileoBin Meng2015-02-06-0/+17
* x86: quark: Initialize non-standard BARsBin Meng2015-02-06-0/+46
* x86: quark: Call MRC in dram_init()Bin Meng2015-02-06-2/+97
* x86: quark: Enable the Memory Reference Code buildBin Meng2015-02-06-0/+1
* x86: quark: Add System Memory Controller supportBin Meng2015-02-06-0/+3210
* x86: quark: Add utility codes needed for MRCBin Meng2015-02-06-0/+2068
* x86: quark: Add Memory Reference Code (MRC) main routinesBin Meng2015-02-06-0/+204
* x86: quark: Bypass TSC calibrationBin Meng2015-02-06-0/+5
* x86: Enable the Intel quark/galileo buildBin Meng2015-02-06-0/+1
* x86: Add basic Intel Quark processor supportBin Meng2015-02-06-0/+282
* x86: quark: Add Cache-As-RAM initializationBin Meng2015-02-06-0/+105
* x86: quark: Add routines to access message bus registersBin Meng2015-02-06-0/+77
* x86: Add support for Intel Minnowboard MaxSimon Glass2015-02-06-0/+337
* x86: Allow FSP Kconfig settings for all x86Simon Glass2015-02-06-38/+0
* x86: mmc: Move common FSP functions into a common fileSimon Glass2015-02-06-72/+3
* x86: Make CAR and DRAM FSP code commonSimon Glass2015-02-05-206/+1
* x86: Move common FSP code into a common locationSimon Glass2015-02-05-413/+5
* x86: video: Allow video ROM execution to fall back to the other methodSimon Glass2015-02-05-1/+2
* x86: Rename MMCONF_BASE_ADDRESS and make it common across x86Simon Glass2015-02-05-1/+1
* x86: ivybridge: Drop the Kconfig MRC cache informationSimon Glass2015-01-24-28/+0
* x86: config: Enable hook for saving MRC configurationSimon Glass2015-01-24-0/+5
* x86: Implement a cache for Memory Reference Code parametersSimon Glass2015-01-24-0/+410
* x86: Use ipchecksum from net/Simon Glass2015-01-24-60/+4
* x86: Fix various code format issues in start16.SBin Meng2015-01-23-10/+10
* x86: Test mtrr support flag before accessing mtrr msrBin Meng2015-01-23-0/+12
* x86: Save mtrr support flag in global dataBin Meng2015-01-23-0/+7
* x86: Add missing DECLARE_GLOBAL_DATA_PTR for mtrr.cBin Meng2015-01-23-0/+2
* x86: coreboot: Configure pci memory regionsBin Meng2015-01-13-2/+28
* x86: coreboot: Move coreboot-specific defines from coreboot.h to KconfigBin Meng2015-01-13-0/+15
* x86: coreboot: Set up timer base correctlyBin Meng2015-01-13-13/+20
* x86: fsp: Drop get_hob_type() and get_hob_length()Bin Meng2015-01-13-7/+7
* x86: ivybridge: Update microcode early in bootSimon Glass2015-01-13-10/+34
* x86: Disable CAR before relocation on platforms that need itSimon Glass2015-01-13-0/+8
* x86: ivybridge: Add a way to turn off the CARSimon Glass2015-01-13-0/+46
* x86: ivybridge: Request MTRRs for DRAM regionsSimon Glass2015-01-13-0/+10
generated by cgit v1.1 at 2024-11-10 11:49:42 +0000