summaryrefslogtreecommitdiff
path: root/arch/x86/cpu/coreboot
Commit message (Expand)AuthorAgeLines
* x86: config: Enable hook for saving MRC configurationSimon Glass2015-01-24-0/+5
* x86: Use ipchecksum from net/Simon Glass2015-01-24-60/+4
* x86: coreboot: Configure pci memory regionsBin Meng2015-01-13-2/+28
* x86: coreboot: Move coreboot-specific defines from coreboot.h to KconfigBin Meng2015-01-13-0/+15
* x86: coreboot: Set up timer base correctlyBin Meng2015-01-13-13/+20
* x86: Add support for MTRRsSimon Glass2015-01-13-12/+10
* Replace <compiler.h> with <linux/compiler.h>Masahiro Yamada2014-12-08-1/+2
* x86: Remove board_early_init_r()Simon Glass2014-11-25-11/+0
* Merge git://git.denx.de/u-boot-x86Tom Rini2014-11-24-59/+28
|\
| * x86: Make show_boot_progress() commonSimon Glass2014-11-21-24/+0
| * x86: Tidy up coreboot header usageSimon Glass2014-11-21-6/+6
| * x86: Refactor PCI to permit alternate initSimon Glass2014-11-21-15/+7
| * x86: Emit post codes in startup code for ChromebooksSimon Glass2014-11-21-1/+2
| * x86: Add chromebook_link boardSimon Glass2014-11-21-0/+1
| * x86: use CONFIG_SYS_COREBOOT to descend into coreboot/ directoryMasahiro Yamada2014-11-21-6/+6
| * x86: Replace fill_processor_name() with cpu_get_name()Simon Glass2014-11-21-0/+5
| * x86: Fix up some missing prototypesSimon Glass2014-11-21-5/+3
| * x86: Use the standard arch_cpu_init() functionSimon Glass2014-11-21-6/+5
| * x86: Use the standard dram_init() functionSimon Glass2014-11-21-7/+4
* | x86: use CONFIG_SYS_COREBOOT to descend into coreboot/ directoryMasahiro Yamada2014-11-23-6/+6
* | linux/kernel.h: sync min, max, min3, max3 macros with LinuxMasahiro Yamada2014-11-23-2/+2
|/
* kbuild: move asm-offsets.c from SoC directory to arch/$(ARCH)/libMasahiro Yamada2014-03-28-22/+0
* x86: convert makefiles to Kbuild styleMasahiro Yamada2013-11-01-28/+7
* Coding Style cleanup: remove trailing white spaceWolfgang Denk2013-10-14-2/+2
* SPDX-License-Identifier: convert BSD-3-Clause filesWolfgang Denk2013-08-19-22/+1
* config: don't define CONFIG_ARCH_DEVICE_TREEStephen Warren2013-08-02-7/+0
* Add GPL-2.0+ SPDX-License-Identifier to source filesWolfgang Denk2013-07-24-106/+7
* x86: Add coreboot timestampsSimon Glass2013-05-13-0/+3
* x86: Support adding coreboot timestanps to bootstageSimon Glass2013-05-13-0/+38
* x86: Add TSC timerSimon Glass2013-05-13-1/+3
* x86: Implement panic output for corebootSimon Glass2013-05-13-0/+10
* x86: Fix DRAM bank size init with generic boardSimon Glass2013-04-15-1/+6
* x86: Use sections header to obtain link symbolsSimon Glass2013-03-15-0/+1
* x86: Permit bootstage and timer data to be used prior to relocationSimon Glass2013-03-04-9/+6
* x86: Add function to get top of usable ramSimon Glass2013-03-04-14/+4
* x86: drop unused code in coreboot.cStefan Reinauer2012-12-06-7/+0
* x86: Remove coreboot_ from file nameStefan Reinauer2012-12-06-2/+1
* x86: Provide a way to throttle port80 accessesVadim Bendebury2012-12-06-0/+21
* x86: Issue SMI to finalize Coreboot in final stageDuncan Laurie2012-12-06-0/+4
* x86: Fix MTRR clear to detect which MTRR to useDuncan Laurie2012-12-06-4/+15
* x86: Emit port 80 post codes in show_boot_progress()Stefan Reinauer2012-12-06-0/+2
* x86: coreboot: Set CONFIG_ARCH_DEVICE_TREE correctlyGabe Black2012-12-06-0/+23
* x86: Override calculate_relocation_address to use the e820 mapGabe Black2012-12-06-6/+55
* x86: Ignore memory >4GB when parsing Coreboot tablesDuncan Laurie2012-12-06-0/+4
* x86: Clean up MTRR 7 right before jumping to the kernelStefan Reinauer2012-12-06-0/+18
* x86: Fill in the dram info using the e820 map on coreboot/x86Gabe Black2012-12-06-0/+15
* x86: Enable coreboot timestamp facility support in u-boot.Vadim Bendebury2012-12-06-0/+66
* x86: coreboot: Decode additional coreboot sysinfo tagsSimon Glass2012-11-30-22/+87
* x86: coreboot: Drop sysinfo.cStefan Reinauer2012-11-30-40/+8
* x86: coreboot: Implement recursively scanning PCI bussesGabe Black2012-11-28-3/+23
generated by cgit v1.1 at 2024-11-09 06:48:49 +0000