summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/zynq
Commit message (Expand)AuthorAgeLines
* ARM: zynq: Do not use half memory size for ECC caseMichal Simek2014-05-14-3/+0
* ARM: zynq: Added efuse status register base addressSiva Durga Prasad Paladugu2014-05-14-0/+13
* ARM: zynq: Fix sparse warning in ddrc.cMichal Simek2014-05-14-1/+1
* ARM: zynq: Fix sparse warnings in slcr.cMichal Simek2014-05-14-0/+1
* arm: make _end compiler-generatedAlbert ARIBAUD2014-02-26-1/+6
* arm: zynq: correct the argument to lldivSiva Durga Prasad Paladugu2014-02-19-1/+2
* zynq: Add support for U-BOOT SPLMichal Simek2014-02-19-2/+133
* zynq: Update CLK in bdinfoMichal Simek2014-02-19-0/+5
* zynq: Implement dump clock commandSoren Brinkmann2014-02-19-0/+21
* net: zynq_gem: Calculate clock dividers dynamicallySoren Brinkmann2014-02-19-5/+8
* net: zynq_gem: Move RCLK details out of driverSoren Brinkmann2014-02-19-3/+3
* zynq: timer: Fix hangs if network activity attempted after about one hourMichal Simek2014-02-19-2/+2
* zynq: timer: Migrate to zynq clock frameworkSoren Brinkmann2014-02-19-4/+7
* zynq: Provide a framework to read clock frequenciesSoren Brinkmann2014-02-19-0/+641
* zynq: Enable dcache supportMichal Simek2014-02-19-0/+8
* zynq: Fix elf header generationMichal Simek2014-02-13-0/+99
* Merge branch 'master' of git://git.denx.de/u-boot-armTom Rini2014-01-10-0/+6
|\
| * zynq: Add support to find bootmodeJagannadha Sutradharudu Teki2014-01-10-0/+6
* | ARM:zynq: Correct __udelay to use lldivTom Rini2013-12-13-2/+1
|/
* Merge branch 'u-boot-microblaze/zynq' into 'u-boot-arm/master'Albert ARIBAUD2013-11-22-4/+5
|\
| * arm: zynq : Revert TZ_DDR_RAM to secure.Radhey Shyam Pandey2013-11-06-2/+0
| * arm: zynq: Do not remap OCM to high addressMichal Simek2013-11-06-2/+5
* | Merge branch 'iu-boot/master' into 'u-boot-arm/master'Albert ARIBAUD2013-11-09-0/+6
|\ \ | |/
| * zynq: Use arch_cpu_init() instead of lowlevel_init()Michal Simek2013-10-17-0/+6
* | armv7: convert makefiles to Kbuild styleMasahiro Yamada2013-10-31-27/+4
|/
* Coding Style cleanup: remove trailing white spaceWolfgang Denk2013-10-14-2/+2
* arm: zynq: Fix timer loadaddressMichal Simek2013-09-23-1/+1
* zynq: slcr: Wait 100ms till clk is properly setupMichal Simek2013-08-12-1/+1
* zynq: Add new ddrc driver for ECC supportMichal Simek2013-08-12-0/+51
* Add GPL-2.0+ SPDX-License-Identifier to source filesWolfgang Denk2013-07-24-68/+4
* fpga: zynq: Add support for loading bitstreamMichal Simek2013-05-06-0/+35
* net: gem: Fix gem driver on 1Gbps LANMichal Simek2013-04-30-0/+26
* zynq: Move scutimer baseaddr to hardware.hMichal Simek2013-04-30-1/+2
* arm: zynq: U-Boot udelay < 1000 FIXDavid Andrey2013-04-30-9/+37
* arm: zynq: Add lowlevel initialization to CMichal Simek2013-02-07-1/+25
* arm: zynq: Add SLCR support with system resetMichal Simek2013-02-07-0/+66
* arm: Move lastinc to arch_global_dataSimon Glass2013-02-01-5/+5
* arm: Move tbl to arch_global_dataSimon Glass2013-02-01-4/+4
* arm: Support new Xilinx Zynq platformMichal Simek2012-10-04-0/+232
generated by cgit v1.1 at 2024-11-19 02:45:16 +0000