summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/omap5
Commit message (Expand)AuthorAgeLines
* Coding Style cleanup: drop some excessive empty linesWolfgang Denk2013-10-14-2/+0
* armv7: hw_data: change clock divider setting.Poddar, Sourav2013-10-07-1/+1
* omap5: add qspi supportMatt Porter2013-10-07-0/+9
* ARM: OMAP5: Avoid writing into LDO SRAM bitsLokesh Vutla2013-09-20-12/+0
* ARM: DRA7xx: Add CPSW support to DRA7xx EVMMugunthan V N2013-07-26-0/+4
* ARM: DRA7xx: Enable GMAC clock controlMugunthan V N2013-07-26-1/+8
* ARM: DRA7xx: Lock DPLL_GMACLokesh Vutla2013-07-26-0/+12
* Add GPL-2.0+ SPDX-License-Identifier to source filesWolfgang Denk2013-07-24-136/+8
* ARM: OMAP: GPIO: Fix valid range and enable usage of all GPIOs on OMAP5Axel Lin2013-07-02-1/+5
* OMAP5: Enable access to auxclk registersLubomir Popov2013-06-10-0/+8
* ARM: DRA7xx: EMIF: Change settings required for EVM boardSricharan R2013-06-10-21/+190
* ARM: DRA7xx: clocks: Update PLL valuesLokesh Vutla2013-06-10-34/+54
* ARM: DRA7xx: Do not enable srcomp for DRA7xx Soc'sLokesh Vutla2013-06-10-0/+3
* ARM: OMAP5: DRA7xx: support class 0 optimized voltagesNishanth Menon2013-06-10-0/+10
* ARM: DRA7xx: power Add support for tps659038 PMICLokesh Vutla2013-06-10-1/+37
* ARM: OMAP4+: pmic: Make generic bus init and write functionsLokesh Vutla2013-06-10-0/+3
* ARM: OMAP2+: Rename asm/arch/clocks.h asm/arch/clock.hLokesh Vutla2013-06-10-2/+2
* ARM: OMAP5: clocks: Do not enable sgx clocksSricharan R2013-06-10-6/+0
* ARM: OMAP4+: Cleanup header filesLokesh Vutla2013-06-10-0/+2
* OMAP5: Fix bug in omap5_es1_prcm structLubomir Popov2013-06-10-0/+1
* OMAP5: add ABB setup for MPU voltage domainAndrii Tseglytskyi2013-06-10-0/+7
* OMAP3+: introduce generic ABB supportAndrii Tseglytskyi2013-06-10-0/+68
* ARM: OMAP4/5: Make OMAPx_SRAM_SCRATCH_ defines commonSRICHARAN R2013-05-10-4/+5
* ARM: OMAP5: Fix warm reset with USB cable connectedLokesh Vutla2013-05-10-0/+21
* OMAP5: USB: hsusbtll_clkctrl has to be in hw_auto for USB to workLubomir Popov2013-05-10-1/+1
* OMAP5: I2C: Enable i2c5 clocksLubomir Popov2013-05-10-0/+1
* arm: omap4: Fix SDRAM AUTO DETECTIONLokesh Vutla2013-04-08-1/+0
* arm: dra7xx: Add silicon id support for DRA752 socLokesh Vutla2013-03-11-0/+3
* arm: dra7xx: Add DDR related data for DRA752 ES1.0Lokesh Vutla2013-03-11-2/+25
* arm: dra7xx: Add control module changesLokesh Vutla2013-03-11-2/+75
* arm: dra7xx: clock: Add the dplls dataLokesh Vutla2013-03-11-3/+61
* arm: dra7xx: clock: Add the prcm changesLokesh Vutla2013-03-11-5/+234
* ARM: OMAP5: srcomp: enable slew rate compensation cells after powerupLokesh Vutla2013-03-11-1/+120
* ARM: OMAP5: Add DDR changes required for OMAP543X ES2.0 SOCsLokesh Vutla2013-03-11-2/+87
* ARM: OMAP4/5: clocks: Add the required OPP settings as per the latest addendumSRICHARAN R2013-03-11-99/+136
* ARM: OMAP5: clock: Add the prcm register changes required for ES2.0SRICHARAN R2013-03-11-0/+288
* ARM: OMAP5: Add silicon id support for ES2.0 revision.SRICHARAN R2013-03-11-11/+16
* ARM: OMAP5: Clean up iosettings codeLokesh Vutla2013-03-11-44/+67
* ARM: OMAP4+: Make control module register structure genericLokesh Vutla2013-03-11-56/+124
* ARM: OMAP4+: Cleanup emif specific filesLokesh Vutla2013-03-11-42/+77
* ARM: OMAP4+: Clean up the pmic codeSRICHARAN R2013-03-11-99/+43
* ARM: OMAP4+: Cleanup the clocks layerSRICHARAN R2013-03-11-396/+355
* ARM: OMAP4+: Change the PRCM structure prototype common for all SocsSRICHARAN R2013-03-11-108/+453
* ARM: OMAP4+: emif: Detect SDRAM from SDRAM config registerLokesh Vutla2013-03-11-2/+3
* ARM: OMAP4/5: Move USB clocks to essential group.SRICHARAN R2012-07-07-3/+3
* ARM: OMAP4/5: Move gpmc clocks to essential group.SRICHARAN R2012-07-07-1/+1
* ARM: OMAP4+: Move external phy initialisations to arch specific place.SRICHARAN R2012-07-07-0/+31
* OMAP5: Change voltages for omap5432Lokesh Vutla2012-07-07-10/+21
* OMAP5: EMIF: Add support for DDR3 deviceLokesh Vutla2012-07-07-0/+15
* OMAP5: ADD precalculated timings for ddr3Lokesh Vutla2012-07-07-1/+49
generated by cgit v1.1 at 2024-10-31 19:34:34 +0000