diff options
author | Jose Miguel Sanchez Sanabria <jsanabria@iseebcn.com> | 2018-01-12 14:41:52 +0100 |
---|---|---|
committer | Jose Miguel Sanchez Sanabria <jsanabria@iseebcn.com> | 2018-01-12 14:41:52 +0100 |
commit | c0968c9d58ec790a8d39dac726e35f5dadfbb962 (patch) | |
tree | bcdb562acc605986889ef5800304d83e5b64ba4c /include/configs | |
parent | a2fea67d3eb3092f19f250d53a4a27fa1a0c815f (diff) | |
download | u-boot-imx-c0968c9d58ec790a8d39dac726e35f5dadfbb962.zip u-boot-imx-c0968c9d58ec790a8d39dac726e35f5dadfbb962.tar.gz u-boot-imx-c0968c9d58ec790a8d39dac726e35f5dadfbb962.tar.bz2 |
Added support to igep0046
Diffstat (limited to 'include/configs')
-rw-r--r-- | include/configs/igep0046.h | 77 |
1 files changed, 77 insertions, 0 deletions
diff --git a/include/configs/igep0046.h b/include/configs/igep0046.h new file mode 100644 index 0000000..0e648de --- /dev/null +++ b/include/configs/igep0046.h @@ -0,0 +1,77 @@ +/* + * Copyright (C) 2016 ISEE 2007 SL - http://www.isee.biz + * + * Configuration settings for the IGEP0046 board + * + * Author: Jose Miguel Sanchez Sanabria <jsanabria@iseebcn.com> + * + * SPDX-License-Identifier: GPL-2.0+ + */ + +#ifndef __CONFIG_IGEP0046_H +#define __CONFIG_IGEP0046_H + +#include "mx6_common.h" + +/* GPIO */ +#define CONFIG_MXC_GPIO + +/* UART Configs */ +#define CONFIG_MXC_UART +#define CONFIG_MXC_UART_BASE UART2_BASE +#define CONSOLE_DEV "ttymxc2" +#define CONFIG_BAUDRATE 115200 +#define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200} + +/* SOC specific Configs +#if defined(CONFIG_MX6Q) +#define CONFIG_DEFAULT_FDT_FILE "imx6q-igep-base0040rc2.dtb" +#elif defined(CONFIG_MX6DL) +#define CONFIG_DEFAULT_FDT_FILE "imx6dl-igep-base0040rc2.dtb" +#endif +*/ + +/* Size of malloc() pool */ +#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M) + +/* Environment organization */ +#define CONFIG_ENV_SIZE (8 * 1024) + +/* Physical Memory Map */ +#define CONFIG_NR_DRAM_BANKS 1 +#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR + +#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM +#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR +#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE + +#define CONFIG_SYS_INIT_SP_OFFSET \ + (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) +#define CONFIG_SYS_INIT_SP_ADDR \ + (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) + +#define CONFIG_AUTOBOOT_KEYED +#define CONFIG_AUTOBOOT_PROMPT "Press ESC to abort autoboot in %d seconds\n", bootdelay +#define CONFIG_AUTOBOOT_STOP_STR "\x1b" +#define CONFIG_SYS_LONGHELP +#define CONFIG_SYS_PROMPT_HUSH_PS2 "> " +#define CONFIG_AUTO_COMPLETE +#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR +#define CONFIG_CMDLINE_EDITING +#define CONFIG_STACKSIZE (128 * 1024) + +/* MMC Configs */ +#define CONFIG_FSL_ESDHC +#define CONFIG_FSL_USDHC +#define CONFIG_SYS_FSL_ESDHC_ADDR 0 +#define CONFIG_SYS_FSL_USDHC_NUM 2 +#define CONFIG_DOS_PARTITION + +#endif /* __IGEP0046_CONFIG_H */ + + + + + + + |