diff options
author | Terry Lv <r65388@freescale.com> | 2010-02-06 18:19:39 +0800 |
---|---|---|
committer | Terry Lv <r65388@freescale.com> | 2010-02-08 13:49:02 +0800 |
commit | 8bab684efeed6ae55e43df47298578c31b251af3 (patch) | |
tree | 744f0db7f90428e1625dac79243c91dbcd9b1dd8 /include/configs | |
parent | 3de15e03d89eeda18e665d270c6e3abf65c94d1d (diff) | |
download | u-boot-imx-8bab684efeed6ae55e43df47298578c31b251af3.zip u-boot-imx-8bab684efeed6ae55e43df47298578c31b251af3.tar.gz u-boot-imx-8bab684efeed6ae55e43df47298578c31b251af3.tar.bz2 |
ENGR00120830: Add eMMC and eSD fast boot support
Add eMMC and eSD fast boot support.
Signed-off-by: Terry Lv <r65388@freescale.com>
Signed-off-by: Brian Liu <b14843@freescale.com>
Diffstat (limited to 'include/configs')
-rw-r--r-- | include/configs/mx51_bbg.h | 33 |
1 files changed, 2 insertions, 31 deletions
diff --git a/include/configs/mx51_bbg.h b/include/configs/mx51_bbg.h index f773563..b2961a2 100644 --- a/include/configs/mx51_bbg.h +++ b/include/configs/mx51_bbg.h @@ -69,36 +69,6 @@ #define CONFIG_MX51_UART 1 #define CONFIG_MX51_UART1 1 -/* - * SPI Configs - * */ -#define CONFIG_FSL_SF 1 -#define CONFIG_SPI_FLASH_IMX_ATMEL 1 -#define CONFIG_SPI_FLASH_CS 1 -#define CONFIG_IMX_ECSPI -#define CONFIG_IMX_SPI_PMIC -#define CONFIG_IMX_SPI_PMIC_CS 0 -#define IMX_CSPI_VER_2_3 1 -#define MAX_SPI_BYTES (64 * 4) - -/* - * MMC Configs - * */ - -/* - * Eth Configs - */ -#define CONFIG_HAS_ETH1 -#define CONFIG_NET_MULTI 1 -#define CONFIG_MXC_FEC -#define CONFIG_MII -#define CONFIG_DISCOVER_PHY - -#define CONFIG_FEC0_IOBASE FEC_BASE_ADDR -#define CONFIG_FEC0_PINMUX -1 -#define CONFIG_FEC0_PHY_ADDR 0x1F -#define CONFIG_FEC0_MIIBASE -1 - /* allow to overwrite serial and ethaddr */ #define CONFIG_ENV_OVERWRITE #define CONFIG_CONS_INDEX 1 @@ -133,7 +103,8 @@ #define CONFIG_FSL_SF 1 #define CONFIG_SPI_FLASH_IMX_ATMEL 1 #define CONFIG_SPI_FLASH_CS 1 - #define CONFIG_IMX_SPI + #define CONFIG_IMX_ECSPI + #define IMX_CSPI_VER_2_3 1 #define CONFIG_IMX_SPI_PMIC #define CONFIG_IMX_SPI_PMIC_CS 0 |