MLK-14693 mx7ulp: Change PLL rate calculation to avoid div 0rel_imx_4.1.33_7ulp_betaimx_v2016.03_4.1.33_7ulp_beta

The new ROM patch will set DENOM and NUM of APLL and SPLL to 0 to
workaround PLL issue.
When DENOM is 0, the PLL rate calculation will divide 0 and raise a signal.

raise: Signal # 8 caught

To avoid such problem, we change our calculation.

Signed-off-by: Ye Li <ye.li@nxp.com>
(cherry picked from commit f28cf489e1b3864bac6bae4944d8a73bab30ec32)

0 files changed, 0 insertions, 0 deletions