1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
|
/*
* include/asm-ppc/mpc5xxx.h
*
* Prototypes, etc. for the Motorola MGT5xxx/MPC5xxx
* embedded cpu chips
*
* 2003 (c) MontaVista, Software, Inc.
* Author: Dale Farnsworth <dfarnsworth@mvista.com>
*
* 2003 (C) Wolfgang Denk, DENX Software Engineering, wd@denx.de.
*
* See file CREDITS for list of people who contributed to this
* project.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#ifndef __ASMPPC_MPC5XXX_H
#define __ASMPPC_MPC5XXX_H
/* Processor name */
#if defined(CONFIG_MPC5200)
#define CPU_ID_STR "MPC5200"
#elif defined(CONFIG_MGT5100)
#define CPU_ID_STR "MGT5100"
#endif
/* Exception offsets (PowerPC standard) */
#define EXC_OFF_SYS_RESET 0x0100
/* useful macros for manipulating CSx_START/STOP */
#if defined(CONFIG_MGT5100)
#define START_REG(start) ((start) >> 15)
#define STOP_REG(start, size) (((start) + (size) - 1) >> 15)
#elif defined(CONFIG_MPC5200)
#define START_REG(start) ((start) >> 16)
#define STOP_REG(start, size) (((start) + (size) - 1) >> 16)
#endif
/* Internal memory map */
#define MPC5XXX_CS0_START (CFG_MBAR + 0x0004)
#define MPC5XXX_CS0_STOP (CFG_MBAR + 0x0008)
#define MPC5XXX_CS1_START (CFG_MBAR + 0x000c)
#define MPC5XXX_CS1_STOP (CFG_MBAR + 0x0010)
#define MPC5XXX_CS2_START (CFG_MBAR + 0x0014)
#define MPC5XXX_CS2_STOP (CFG_MBAR + 0x0018)
#define MPC5XXX_CS3_START (CFG_MBAR + 0x001c)
#define MPC5XXX_CS3_STOP (CFG_MBAR + 0x0020)
#define MPC5XXX_CS4_START (CFG_MBAR + 0x0024)
#define MPC5XXX_CS4_STOP (CFG_MBAR + 0x0028)
#define MPC5XXX_CS5_START (CFG_MBAR + 0x002c)
#define MPC5XXX_CS5_STOP (CFG_MBAR + 0x0030)
#define MPC5XXX_BOOTCS_START (CFG_MBAR + 0x004c)
#define MPC5XXX_BOOTCS_STOP (CFG_MBAR + 0x0050)
#define MPC5XXX_ADDECR (CFG_MBAR + 0x0054)
#if defined(CONFIG_MGT5100)
#define MPC5XXX_SDRAM_START (CFG_MBAR + 0x0034)
#define MPC5XXX_SDRAM_STOP (CFG_MBAR + 0x0038)
#define MPC5XXX_PCI1_START (CFG_MBAR + 0x003c)
#define MPC5XXX_PCI1_STOP (CFG_MBAR + 0x0040)
#define MPC5XXX_PCI2_START (CFG_MBAR + 0x0044)
#define MPC5XXX_PCI2_STOP (CFG_MBAR + 0x0048)
#elif defined(CONFIG_MPC5200)
#define MPC5XXX_CS6_START (CFG_MBAR + 0x0058)
#define MPC5XXX_CS6_STOP (CFG_MBAR + 0x005c)
#define MPC5XXX_CS7_START (CFG_MBAR + 0x0060)
#define MPC5XXX_CS7_STOP (CFG_MBAR + 0x0064)
#define MPC5XXX_SDRAM_CS0CFG (CFG_MBAR + 0x0034)
#define MPC5XXX_SDRAM_CS1CFG (CFG_MBAR + 0x0038)
#endif
#define MPC5XXX_SDRAM (CFG_MBAR + 0x0100)
#define MPC5XXX_CDM (CFG_MBAR + 0x0200)
#define MPC5XXX_LPB (CFG_MBAR + 0x0300)
#define MPC5XXX_ICTL (CFG_MBAR + 0x0500)
#define MPC5XXX_GPT (CFG_MBAR + 0x0600)
#define MPC5XXX_GPIO (CFG_MBAR + 0x0b00)
#define MPC5XXX_WU_GPIO (CFG_MBAR + 0x0c00)
#define MPC5XXX_PCI (CFG_MBAR + 0x0d00)
#define MPC5XXX_SPI (CFG_MBAR + 0x0f00)
#define MPC5XXX_USB (CFG_MBAR + 0x1000)
#define MPC5XXX_SDMA (CFG_MBAR + 0x1200)
#define MPC5XXX_XLBARB (CFG_MBAR + 0x1f00)
#if defined(CONFIG_MGT5100)
#define MPC5XXX_PSC1 (CFG_MBAR + 0x2000)
#define MPC5XXX_PSC2 (CFG_MBAR + 0x2400)
#define MPC5XXX_PSC3 (CFG_MBAR + 0x2800)
#elif defined(CONFIG_MPC5200)
#define MPC5XXX_PSC1 (CFG_MBAR + 0x2000)
#define MPC5XXX_PSC2 (CFG_MBAR + 0x2200)
#define MPC5XXX_PSC3 (CFG_MBAR + 0x2400)
#define MPC5XXX_PSC4 (CFG_MBAR + 0x2600)
#define MPC5XXX_PSC5 (CFG_MBAR + 0x2800)
#define MPC5XXX_PSC6 (CFG_MBAR + 0x2c00)
#endif
#define MPC5XXX_FEC (CFG_MBAR + 0x3000)
#define MPC5XXX_ATA (CFG_MBAR + 0x3A00)
#define MPC5XXX_I2C1 (CFG_MBAR + 0x3D00)
#define MPC5XXX_I2C2 (CFG_MBAR + 0x3D40)
#if defined(CONFIG_MGT5100)
#define MPC5XXX_SRAM (CFG_MBAR + 0x4000)
#define MPC5XXX_SRAM_SIZE (8*1024)
#elif defined(CONFIG_MPC5200)
#define MPC5XXX_SRAM (CFG_MBAR + 0x8000)
#define MPC5XXX_SRAM_SIZE (16*1024)
#endif
/* SDRAM Controller */
#define MPC5XXX_SDRAM_MODE (MPC5XXX_SDRAM + 0x0000)
#define MPC5XXX_SDRAM_CTRL (MPC5XXX_SDRAM + 0x0004)
#define MPC5XXX_SDRAM_CONFIG1 (MPC5XXX_SDRAM + 0x0008)
#define MPC5XXX_SDRAM_CONFIG2 (MPC5XXX_SDRAM + 0x000c)
#if defined(CONFIG_MGT5100)
#define MPC5XXX_SDRAM_XLBSEL (MPC5XXX_SDRAM + 0x0010)
#endif
/* Clock Distribution Module */
#define MPC5XXX_CDM_JTAGID (MPC5XXX_CDM + 0x0000)
#define MPC5XXX_CDM_PORCFG (MPC5XXX_CDM + 0x0004)
#define MPC5XXX_CDM_CFG (MPC5XXX_CDM + 0x000c)
#define MPC5XXX_CDM_48_FDC (MPC5XXX_CDM + 0x0010)
#define MPC5XXX_CDM_SRESET (MPC5XXX_CDM + 0x0020)
/* Local Plus Bus interface */
#define MPC5XXX_CS0_CFG (MPC5XXX_LPB + 0x0000)
#define MPC5XXX_CS1_CFG (MPC5XXX_LPB + 0x0004)
#define MPC5XXX_CS2_CFG (MPC5XXX_LPB + 0x0008)
#define MPC5XXX_CS3_CFG (MPC5XXX_LPB + 0x000c)
#define MPC5XXX_CS4_CFG (MPC5XXX_LPB + 0x0010)
#define MPC5XXX_CS5_CFG (MPC5XXX_LPB + 0x0014)
#define MPC5XXX_BOOTCS_CFG MPC5XXX_CS0_CFG
#define MPC5XXX_CS_CTRL (MPC5XXX_LPB + 0x0018)
#define MPC5XXX_CS_STATUS (MPC5XXX_LPB + 0x001c)
#if defined(CONFIG_MPC5200)
#define MPC5XXX_CS6_CFG (MPC5XXX_LPB + 0x0020)
#define MPC5XXX_CS7_CFG (MPC5XXX_LPB + 0x0024)
#define MPC5XXX_CS_BURST (MPC5XXX_LPB + 0x0028)
#define MPC5XXX_CS_DEADCYCLE (MPC5XXX_LPB + 0x002c)
#endif
#if defined(CONFIG_MPC5200)
/* XLB Arbiter registers */
#define MPC5XXX_XLBARB_CFG (MPC5XXX_XLBARB + 0x40)
#define MPC5XXX_XLBARB_MPRIEN (MPC5XXX_XLBARB + 0x64)
#define MPC5XXX_XLBARB_MPRIVAL (MPC5XXX_XLBARB + 0x68)
#endif
/* GPIO registers */
#define MPC5XXX_GPS_PORT_CONFIG (MPC5XXX_GPIO + 0x0000)
/* Standard GPIO registers (simple, output only and simple interrupt */
#define MPC5XXX_GPIO_ENABLE (MPC5XXX_GPIO + 0x0004)
#define MPC5XXX_GPIO_ODE (MPC5XXX_GPIO + 0x0008)
#define MPC5XXX_GPIO_DIR (MPC5XXX_GPIO + 0x000c)
#define MPC5XXX_GPIO_DATA_O (MPC5XXX_GPIO + 0x0010)
#define MPC5XXX_GPIO_DATA_I (MPC5XXX_GPIO + 0x0014)
#define MPC5XXX_GPIO_OO_ENABLE (MPC5XXX_GPIO + 0x0018)
#define MPC5XXX_GPIO_OO_DATA (MPC5XXX_GPIO + 0x001C)
#define MPC5XXX_GPIO_SI_ENABLE (MPC5XXX_GPIO + 0x0020)
#define MPC5XXX_GPIO_SI_ODE (MPC5XXX_GPIO + 0x0024)
#define MPC5XXX_GPIO_SI_DIR (MPC5XXX_GPIO + 0x0028)
#define MPC5XXX_GPIO_SI_DATA (MPC5XXX_GPIO + 0x002C)
#define MPC5XXX_GPIO_SI_IEN (MPC5XXX_GPIO + 0x0030)
#define MPC5XXX_GPIO_SI_ITYPE (MPC5XXX_GPIO + 0x0034)
#define MPC5XXX_GPIO_SI_MEN (MPC5XXX_GPIO + 0x0038)
#define MPC5XXX_GPIO_SI_STATUS (MPC5XXX_GPIO + 0x003C)
/* WakeUp GPIO registers */
#define MPC5XXX_WU_GPIO_ENABLE (MPC5XXX_WU_GPIO + 0x0000)
#define MPC5XXX_WU_GPIO_ODE (MPC5XXX_WU_GPIO + 0x0004)
#define MPC5XXX_WU_GPIO_DIR (MPC5XXX_WU_GPIO + 0x0008)
#define MPC5XXX_WU_GPIO_DATA (MPC5XXX_WU_GPIO + 0x000c)
/* PCI registers */
#define MPC5XXX_PCI_CMD (MPC5XXX_PCI + 0x04)
#define MPC5XXX_PCI_CFG (MPC5XXX_PCI + 0x0c)
#define MPC5XXX_PCI_BAR0 (MPC5XXX_PCI + 0x10)
#define MPC5XXX_PCI_BAR1 (MPC5XXX_PCI + 0x14)
#if defined(CONFIG_MGT5100)
#define MPC5XXX_PCI_CTRL (MPC5XXX_PCI + 0x68)
#define MPC5XXX_PCI_VALMSKR (MPC5XXX_PCI + 0x6c)
#define MPC5XXX_PCI_VALMSKW (MPC5XXX_PCI + 0x70)
#define MPC5XXX_PCI_SUBW1 (MPC5XXX_PCI + 0x74)
#define MPC5XXX_PCI_SUBW2 (MPC5XXX_PCI + 0x78)
#define MPC5XXX_PCI_WINCOMMAND (MPC5XXX_PCI + 0x7c)
#elif defined(CONFIG_MPC5200)
#define MPC5XXX_PCI_GSCR (MPC5XXX_PCI + 0x60)
#define MPC5XXX_PCI_TBATR0 (MPC5XXX_PCI + 0x64)
#define MPC5XXX_PCI_TBATR1 (MPC5XXX_PCI + 0x68)
#define MPC5XXX_PCI_TCR (MPC5XXX_PCI + 0x6c)
#define MPC5XXX_PCI_IW0BTAR (MPC5XXX_PCI + 0x70)
#define MPC5XXX_PCI_IW1BTAR (MPC5XXX_PCI + 0x74)
#define MPC5XXX_PCI_IW2BTAR (MPC5XXX_PCI + 0x78)
#define MPC5XXX_PCI_IWCR (MPC5XXX_PCI + 0x80)
#define MPC5XXX_PCI_ICR (MPC5XXX_PCI + 0x84)
#define MPC5XXX_PCI_ISR (MPC5XXX_PCI + 0x88)
#define MPC5XXX_PCI_ARB (MPC5XXX_PCI + 0x8c)
#define MPC5XXX_PCI_CAR (MPC5XXX_PCI + 0xf8)
#endif
/* Interrupt Controller registers */
#define MPC5XXX_ICTL_PER_MASK (MPC5XXX_ICTL + 0x0000)
#define MPC5XXX_ICTL_PER_PRIO1 (MPC5XXX_ICTL + 0x0004)
#define MPC5XXX_ICTL_PER_PRIO2 (MPC5XXX_ICTL + 0x0008)
#define MPC5XXX_ICTL_PER_PRIO3 (MPC5XXX_ICTL + 0x000c)
#define MPC5XXX_ICTL_EXT (MPC5XXX_ICTL + 0x0010)
#define MPC5XXX_ICTL_CRIT (MPC5XXX_ICTL + 0x0014)
#define MPC5XXX_ICTL_MAIN_PRIO1 (MPC5XXX_ICTL + 0x0018)
#define MPC5XXX_ICTL_MAIN_PRIO2 (MPC5XXX_ICTL + 0x001c)
#define MPC5XXX_ICTL_STS (MPC5XXX_ICTL + 0x0024)
#define MPC5XXX_ICTL_CRIT_STS (MPC5XXX_ICTL + 0x0028)
#define MPC5XXX_ICTL_MAIN_STS (MPC5XXX_ICTL + 0x002c)
#define MPC5XXX_ICTL_PER_STS (MPC5XXX_ICTL + 0x0030)
#define MPC5XXX_ICTL_BUS_STS (MPC5XXX_ICTL + 0x0038)
/* General Purpose Timers registers */
#define MPC5XXX_GPT0_ENABLE (MPC5XXX_GPT + 0x0)
#define MPC5XXX_GPT0_COUNTER (MPC5XXX_GPT + 0x4)
#define MPC5XXX_GPT1_ENABLE (MPC5XXX_GPT + 0x10)
#define MPC5XXX_GPT1_COUNTER (MPC5XXX_GPT + 0x14)
#define MPC5XXX_GPT2_ENABLE (MPC5XXX_GPT + 0x20)
#define MPC5XXX_GPT2_COUNTER (MPC5XXX_GPT + 0x24)
#define MPC5XXX_GPT3_ENABLE (MPC5XXX_GPT + 0x30)
#define MPC5XXX_GPT3_COUNTER (MPC5XXX_GPT + 0x34)
#define MPC5XXX_GPT4_ENABLE (MPC5XXX_GPT + 0x40)
#define MPC5XXX_GPT4_COUNTER (MPC5XXX_GPT + 0x44)
#define MPC5XXX_GPT5_ENABLE (MPC5XXX_GPT + 0x50)
#define MPC5XXX_GPT5_COUNTER (MPC5XXX_GPT + 0x54)
#define MPC5XXX_GPT6_ENABLE (MPC5XXX_GPT + 0x60)
#define MPC5XXX_GPT6_COUNTER (MPC5XXX_GPT + 0x64)
#define MPC5XXX_GPT7_ENABLE (MPC5XXX_GPT + 0x70)
#define MPC5XXX_GPT7_COUNTER (MPC5XXX_GPT + 0x74)
#define MPC5XXX_GPT7_PWMCFG (MPC5XXX_GPT + 0x78)
/* ATA registers */
#define MPC5XXX_ATA_HOST_CONFIG (MPC5XXX_ATA + 0x0000)
#define MPC5XXX_ATA_PIO1 (MPC5XXX_ATA + 0x0008)
#define MPC5XXX_ATA_PIO2 (MPC5XXX_ATA + 0x000C)
#define MPC5XXX_ATA_SHARE_COUNT (MPC5XXX_ATA + 0x002C)
/* I2Cn control register bits */
#define I2C_EN 0x80
#define I2C_IEN 0x40
#define I2C_STA 0x20
#define I2C_TX 0x10
#define I2C_TXAK 0x08
#define I2C_RSTA 0x04
#define I2C_INIT_MASK (I2C_EN | I2C_STA | I2C_TX | I2C_RSTA)
/* I2Cn status register bits */
#define I2C_CF 0x80
#define I2C_AAS 0x40
#define I2C_BB 0x20
#define I2C_AL 0x10
#define I2C_SRW 0x04
#define I2C_IF 0x02
#define I2C_RXAK 0x01
/* Programmable Serial Controller (PSC) status register bits */
#define PSC_SR_CDE 0x0080
#define PSC_SR_RXRDY 0x0100
#define PSC_SR_RXFULL 0x0200
#define PSC_SR_TXRDY 0x0400
#define PSC_SR_TXEMP 0x0800
#define PSC_SR_OE 0x1000
#define PSC_SR_PE 0x2000
#define PSC_SR_FE 0x4000
#define PSC_SR_RB 0x8000
/* PSC Command values */
#define PSC_RX_ENABLE 0x0001
#define PSC_RX_DISABLE 0x0002
#define PSC_TX_ENABLE 0x0004
#define PSC_TX_DISABLE 0x0008
#define PSC_SEL_MODE_REG_1 0x0010
#define PSC_RST_RX 0x0020
#define PSC_RST_TX 0x0030
#define PSC_RST_ERR_STAT 0x0040
#define PSC_RST_BRK_CHG_INT 0x0050
#define PSC_START_BRK 0x0060
#define PSC_STOP_BRK 0x0070
/* PSC Rx FIFO status bits */
#define PSC_RX_FIFO_ERR 0x0040
#define PSC_RX_FIFO_UF 0x0020
#define PSC_RX_FIFO_OF 0x0010
#define PSC_RX_FIFO_FR 0x0008
#define PSC_RX_FIFO_FULL 0x0004
#define PSC_RX_FIFO_ALARM 0x0002
#define PSC_RX_FIFO_EMPTY 0x0001
/* PSC interrupt mask bits */
#define PSC_IMR_TXRDY 0x0100
#define PSC_IMR_RXRDY 0x0200
#define PSC_IMR_DB 0x0400
#define PSC_IMR_IPC 0x8000
/* PSC input port change bits */
#define PSC_IPCR_CTS 0x01
#define PSC_IPCR_DCD 0x02
/* PSC mode fields */
#define PSC_MODE_5_BITS 0x00
#define PSC_MODE_6_BITS 0x01
#define PSC_MODE_7_BITS 0x02
#define PSC_MODE_8_BITS 0x03
#define PSC_MODE_PAREVEN 0x00
#define PSC_MODE_PARODD 0x04
#define PSC_MODE_PARFORCE 0x08
#define PSC_MODE_PARNONE 0x10
#define PSC_MODE_ERR 0x20
#define PSC_MODE_FFULL 0x40
#define PSC_MODE_RXRTS 0x80
#define PSC_MODE_ONE_STOP_5_BITS 0x00
#define PSC_MODE_ONE_STOP 0x07
#define PSC_MODE_TWO_STOP 0x0f
/* ATA config fields */
#define MPC5xxx_ATA_HOSTCONF_SMR 0x80000000UL /* State machine
reset */
#define MPC5xxx_ATA_HOSTCONF_FR 0x40000000UL /* FIFO Reset */
#define MPC5xxx_ATA_HOSTCONF_IE 0x02000000UL /* Enable interrupt
in PIO */
#define MPC5xxx_ATA_HOSTCONF_IORDY 0x01000000UL /* Drive supports
IORDY protocol */
#ifndef __ASSEMBLY__
struct mpc5xxx_psc {
volatile u8 mode; /* PSC + 0x00 */
volatile u8 reserved0[3];
union { /* PSC + 0x04 */
volatile u16 status;
volatile u16 clock_select;
} sr_csr;
#define psc_status sr_csr.status
#define psc_clock_select sr_csr.clock_select
volatile u16 reserved1;
volatile u8 command; /* PSC + 0x08 */
volatile u8 reserved2[3];
union { /* PSC + 0x0c */
volatile u8 buffer_8;
volatile u16 buffer_16;
volatile u32 buffer_32;
} buffer;
#define psc_buffer_8 buffer.buffer_8
#define psc_buffer_16 buffer.buffer_16
#define psc_buffer_32 buffer.buffer_32
union { /* PSC + 0x10 */
volatile u8 ipcr;
volatile u8 acr;
} ipcr_acr;
#define psc_ipcr ipcr_acr.ipcr
#define psc_acr ipcr_acr.acr
volatile u8 reserved3[3];
union { /* PSC + 0x14 */
volatile u16 isr;
volatile u16 imr;
} isr_imr;
#define psc_isr isr_imr.isr
#define psc_imr isr_imr.imr
volatile u16 reserved4;
volatile u8 ctur; /* PSC + 0x18 */
volatile u8 reserved5[3];
volatile u8 ctlr; /* PSC + 0x1c */
volatile u8 reserved6[3];
volatile u16 ccr; /* PSC + 0x20 */
volatile u8 reserved7[14];
volatile u8 ivr; /* PSC + 0x30 */
volatile u8 reserved8[3];
volatile u8 ip; /* PSC + 0x34 */
volatile u8 reserved9[3];
volatile u8 op1; /* PSC + 0x38 */
volatile u8 reserved10[3];
volatile u8 op0; /* PSC + 0x3c */
volatile u8 reserved11[3];
volatile u32 sicr; /* PSC + 0x40 */
volatile u8 ircr1; /* PSC + 0x44 */
volatile u8 reserved12[3];
volatile u8 ircr2; /* PSC + 0x44 */
volatile u8 reserved13[3];
volatile u8 irsdr; /* PSC + 0x4c */
volatile u8 reserved14[3];
volatile u8 irmdr; /* PSC + 0x50 */
volatile u8 reserved15[3];
volatile u8 irfdr; /* PSC + 0x54 */
volatile u8 reserved16[3];
volatile u16 rfnum; /* PSC + 0x58 */
volatile u16 reserved17;
volatile u16 tfnum; /* PSC + 0x5c */
volatile u16 reserved18;
volatile u32 rfdata; /* PSC + 0x60 */
volatile u16 rfstat; /* PSC + 0x64 */
volatile u16 reserved20;
volatile u8 rfcntl; /* PSC + 0x68 */
volatile u8 reserved21[5];
volatile u16 rfalarm; /* PSC + 0x6e */
volatile u16 reserved22;
volatile u16 rfrptr; /* PSC + 0x72 */
volatile u16 reserved23;
volatile u16 rfwptr; /* PSC + 0x76 */
volatile u16 reserved24;
volatile u16 rflrfptr; /* PSC + 0x7a */
volatile u16 reserved25;
volatile u16 rflwfptr; /* PSC + 0x7e */
volatile u32 tfdata; /* PSC + 0x80 */
volatile u16 tfstat; /* PSC + 0x84 */
volatile u16 reserved26;
volatile u8 tfcntl; /* PSC + 0x88 */
volatile u8 reserved27[5];
volatile u16 tfalarm; /* PSC + 0x8e */
volatile u16 reserved28;
volatile u16 tfrptr; /* PSC + 0x92 */
volatile u16 reserved29;
volatile u16 tfwptr; /* PSC + 0x96 */
volatile u16 reserved30;
volatile u16 tflrfptr; /* PSC + 0x9a */
volatile u16 reserved31;
volatile u16 tflwfptr; /* PSC + 0x9e */
};
struct mpc5xxx_intr {
volatile u32 per_mask; /* INTR + 0x00 */
volatile u32 per_pri1; /* INTR + 0x04 */
volatile u32 per_pri2; /* INTR + 0x08 */
volatile u32 per_pri3; /* INTR + 0x0c */
volatile u32 ctrl; /* INTR + 0x10 */
volatile u32 main_mask; /* INTR + 0x14 */
volatile u32 main_pri1; /* INTR + 0x18 */
volatile u32 main_pri2; /* INTR + 0x1c */
volatile u32 reserved1; /* INTR + 0x20 */
volatile u32 enc_status; /* INTR + 0x24 */
volatile u32 crit_status; /* INTR + 0x28 */
volatile u32 main_status; /* INTR + 0x2c */
volatile u32 per_status; /* INTR + 0x30 */
volatile u32 reserved2; /* INTR + 0x34 */
volatile u32 per_error; /* INTR + 0x38 */
};
struct mpc5xxx_gpio {
volatile u32 port_config; /* GPIO + 0x00 */
volatile u32 simple_gpioe; /* GPIO + 0x04 */
volatile u32 simple_ode; /* GPIO + 0x08 */
volatile u32 simple_ddr; /* GPIO + 0x0c */
volatile u32 simple_dvo; /* GPIO + 0x10 */
volatile u32 simple_ival; /* GPIO + 0x14 */
volatile u8 outo_gpioe; /* GPIO + 0x18 */
volatile u8 reserved1[3]; /* GPIO + 0x19 */
volatile u8 outo_dvo; /* GPIO + 0x1c */
volatile u8 reserved2[3]; /* GPIO + 0x1d */
volatile u8 sint_gpioe; /* GPIO + 0x20 */
volatile u8 reserved3[3]; /* GPIO + 0x21 */
volatile u8 sint_ode; /* GPIO + 0x24 */
volatile u8 reserved4[3]; /* GPIO + 0x25 */
volatile u8 sint_ddr; /* GPIO + 0x28 */
volatile u8 reserved5[3]; /* GPIO + 0x29 */
volatile u8 sint_dvo; /* GPIO + 0x2c */
volatile u8 reserved6[3]; /* GPIO + 0x2d */
volatile u8 sint_inten; /* GPIO + 0x30 */
volatile u8 reserved7[3]; /* GPIO + 0x31 */
volatile u16 sint_itype; /* GPIO + 0x34 */
volatile u16 reserved8; /* GPIO + 0x36 */
volatile u8 gpio_control; /* GPIO + 0x38 */
volatile u8 reserved9[3]; /* GPIO + 0x39 */
volatile u8 sint_istat; /* GPIO + 0x3c */
volatile u8 sint_ival; /* GPIO + 0x3d */
volatile u8 bus_errs; /* GPIO + 0x3e */
volatile u8 reserved10; /* GPIO + 0x3f */
};
struct mpc5xxx_sdma {
volatile u32 taskBar; /* SDMA + 0x00 */
volatile u32 currentPointer; /* SDMA + 0x04 */
volatile u32 endPointer; /* SDMA + 0x08 */
volatile u32 variablePointer; /* SDMA + 0x0c */
volatile u8 IntVect1; /* SDMA + 0x10 */
volatile u8 IntVect2; /* SDMA + 0x11 */
volatile u16 PtdCntrl; /* SDMA + 0x12 */
volatile u32 IntPend; /* SDMA + 0x14 */
volatile u32 IntMask; /* SDMA + 0x18 */
volatile u16 tcr_0; /* SDMA + 0x1c */
volatile u16 tcr_1; /* SDMA + 0x1e */
volatile u16 tcr_2; /* SDMA + 0x20 */
volatile u16 tcr_3; /* SDMA + 0x22 */
volatile u16 tcr_4; /* SDMA + 0x24 */
volatile u16 tcr_5; /* SDMA + 0x26 */
volatile u16 tcr_6; /* SDMA + 0x28 */
volatile u16 tcr_7; /* SDMA + 0x2a */
volatile u16 tcr_8; /* SDMA + 0x2c */
volatile u16 tcr_9; /* SDMA + 0x2e */
volatile u16 tcr_a; /* SDMA + 0x30 */
volatile u16 tcr_b; /* SDMA + 0x32 */
volatile u16 tcr_c; /* SDMA + 0x34 */
volatile u16 tcr_d; /* SDMA + 0x36 */
volatile u16 tcr_e; /* SDMA + 0x38 */
volatile u16 tcr_f; /* SDMA + 0x3a */
volatile u8 IPR0; /* SDMA + 0x3c */
volatile u8 IPR1; /* SDMA + 0x3d */
volatile u8 IPR2; /* SDMA + 0x3e */
volatile u8 IPR3; /* SDMA + 0x3f */
volatile u8 IPR4; /* SDMA + 0x40 */
volatile u8 IPR5; /* SDMA + 0x41 */
volatile u8 IPR6; /* SDMA + 0x42 */
volatile u8 IPR7; /* SDMA + 0x43 */
volatile u8 IPR8; /* SDMA + 0x44 */
volatile u8 IPR9; /* SDMA + 0x45 */
volatile u8 IPR10; /* SDMA + 0x46 */
volatile u8 IPR11; /* SDMA + 0x47 */
volatile u8 IPR12; /* SDMA + 0x48 */
volatile u8 IPR13; /* SDMA + 0x49 */
volatile u8 IPR14; /* SDMA + 0x4a */
volatile u8 IPR15; /* SDMA + 0x4b */
volatile u8 IPR16; /* SDMA + 0x4c */
volatile u8 IPR17; /* SDMA + 0x4d */
volatile u8 IPR18; /* SDMA + 0x4e */
volatile u8 IPR19; /* SDMA + 0x4f */
volatile u8 IPR20; /* SDMA + 0x50 */
volatile u8 IPR21; /* SDMA + 0x51 */
volatile u8 IPR22; /* SDMA + 0x52 */
volatile u8 IPR23; /* SDMA + 0x53 */
volatile u8 IPR24; /* SDMA + 0x54 */
volatile u8 IPR25; /* SDMA + 0x55 */
volatile u8 IPR26; /* SDMA + 0x56 */
volatile u8 IPR27; /* SDMA + 0x57 */
volatile u8 IPR28; /* SDMA + 0x58 */
volatile u8 IPR29; /* SDMA + 0x59 */
volatile u8 IPR30; /* SDMA + 0x5a */
volatile u8 IPR31; /* SDMA + 0x5b */
volatile u32 res1; /* SDMA + 0x5c */
volatile u32 res2; /* SDMA + 0x60 */
volatile u32 res3; /* SDMA + 0x64 */
volatile u32 MDEDebug; /* SDMA + 0x68 */
volatile u32 ADSDebug; /* SDMA + 0x6c */
volatile u32 Value1; /* SDMA + 0x70 */
volatile u32 Value2; /* SDMA + 0x74 */
volatile u32 Control; /* SDMA + 0x78 */
volatile u32 Status; /* SDMA + 0x7c */
volatile u32 EU00; /* SDMA + 0x80 */
volatile u32 EU01; /* SDMA + 0x84 */
volatile u32 EU02; /* SDMA + 0x88 */
volatile u32 EU03; /* SDMA + 0x8c */
volatile u32 EU04; /* SDMA + 0x90 */
volatile u32 EU05; /* SDMA + 0x94 */
volatile u32 EU06; /* SDMA + 0x98 */
volatile u32 EU07; /* SDMA + 0x9c */
volatile u32 EU10; /* SDMA + 0xa0 */
volatile u32 EU11; /* SDMA + 0xa4 */
volatile u32 EU12; /* SDMA + 0xa8 */
volatile u32 EU13; /* SDMA + 0xac */
volatile u32 EU14; /* SDMA + 0xb0 */
volatile u32 EU15; /* SDMA + 0xb4 */
volatile u32 EU16; /* SDMA + 0xb8 */
volatile u32 EU17; /* SDMA + 0xbc */
volatile u32 EU20; /* SDMA + 0xc0 */
volatile u32 EU21; /* SDMA + 0xc4 */
volatile u32 EU22; /* SDMA + 0xc8 */
volatile u32 EU23; /* SDMA + 0xcc */
volatile u32 EU24; /* SDMA + 0xd0 */
volatile u32 EU25; /* SDMA + 0xd4 */
volatile u32 EU26; /* SDMA + 0xd8 */
volatile u32 EU27; /* SDMA + 0xdc */
volatile u32 EU30; /* SDMA + 0xe0 */
volatile u32 EU31; /* SDMA + 0xe4 */
volatile u32 EU32; /* SDMA + 0xe8 */
volatile u32 EU33; /* SDMA + 0xec */
volatile u32 EU34; /* SDMA + 0xf0 */
volatile u32 EU35; /* SDMA + 0xf4 */
volatile u32 EU36; /* SDMA + 0xf8 */
volatile u32 EU37; /* SDMA + 0xfc */
};
struct mpc5xxx_i2c {
volatile u32 madr; /* I2Cn + 0x00 */
volatile u32 mfdr; /* I2Cn + 0x04 */
volatile u32 mcr; /* I2Cn + 0x08 */
volatile u32 msr; /* I2Cn + 0x0C */
volatile u32 mdr; /* I2Cn + 0x10 */
};
struct mpc5xxx_spi {
volatile u8 cr1; /* SPI + 0x0F00 */
volatile u8 cr2; /* SPI + 0x0F01 */
volatile u8 reserved1[2];
volatile u8 brr; /* SPI + 0x0F04 */
volatile u8 sr; /* SPI + 0x0F05 */
volatile u8 reserved2[3];
volatile u8 dr; /* SPI + 0x0F09 */
volatile u8 reserved3[3];
volatile u8 pdr; /* SPI + 0x0F0D */
volatile u8 reserved4[2];
volatile u8 ddr; /* SPI + 0x0F10 */
};
struct mpc5xxx_gpt {
volatile u32 emsr; /* GPT + Timer# * 0x10 + 0x00 */
volatile u32 cir; /* GPT + Timer# * 0x10 + 0x04 */
volatile u32 pwmcr; /* GPT + Timer# * 0x10 + 0x08 */
volatile u32 sr; /* GPT + Timer# * 0x10 + 0x0c */
};
struct mpc5xxx_gpt_0_7 {
struct mpc5xxx_gpt gpt0;
struct mpc5xxx_gpt gpt1;
struct mpc5xxx_gpt gpt2;
struct mpc5xxx_gpt gpt3;
struct mpc5xxx_gpt gpt4;
struct mpc5xxx_gpt gpt5;
struct mpc5xxx_gpt gpt6;
struct mpc5xxx_gpt gpt7;
};
struct mscan_buffer {
volatile u8 idr[0x8]; /* 0x00 */
volatile u8 dsr[0x10]; /* 0x08 */
volatile u8 dlr; /* 0x18 */
volatile u8 tbpr; /* 0x19 */ /* This register is not applicable for receive buffers */
volatile u16 rsrv1; /* 0x1A */
volatile u8 tsrh; /* 0x1C */
volatile u8 tsrl; /* 0x1D */
volatile u16 rsrv2; /* 0x1E */
};
struct mpc5xxx_mscan {
volatile u8 canctl0; /* MSCAN + 0x00 */
volatile u8 canctl1; /* MSCAN + 0x01 */
volatile u16 rsrv1; /* MSCAN + 0x02 */
volatile u8 canbtr0; /* MSCAN + 0x04 */
volatile u8 canbtr1; /* MSCAN + 0x05 */
volatile u16 rsrv2; /* MSCAN + 0x06 */
volatile u8 canrflg; /* MSCAN + 0x08 */
volatile u8 canrier; /* MSCAN + 0x09 */
volatile u16 rsrv3; /* MSCAN + 0x0A */
volatile u8 cantflg; /* MSCAN + 0x0C */
volatile u8 cantier; /* MSCAN + 0x0D */
volatile u16 rsrv4; /* MSCAN + 0x0E */
volatile u8 cantarq; /* MSCAN + 0x10 */
volatile u8 cantaak; /* MSCAN + 0x11 */
volatile u16 rsrv5; /* MSCAN + 0x12 */
volatile u8 cantbsel; /* MSCAN + 0x14 */
volatile u8 canidac; /* MSCAN + 0x15 */
volatile u16 rsrv6[3]; /* MSCAN + 0x16 */
volatile u8 canrxerr; /* MSCAN + 0x1C */
volatile u8 cantxerr; /* MSCAN + 0x1D */
volatile u16 rsrv7; /* MSCAN + 0x1E */
volatile u8 canidar0; /* MSCAN + 0x20 */
volatile u8 canidar1; /* MSCAN + 0x21 */
volatile u16 rsrv8; /* MSCAN + 0x22 */
volatile u8 canidar2; /* MSCAN + 0x24 */
volatile u8 canidar3; /* MSCAN + 0x25 */
volatile u16 rsrv9; /* MSCAN + 0x26 */
volatile u8 canidmr0; /* MSCAN + 0x28 */
volatile u8 canidmr1; /* MSCAN + 0x29 */
volatile u16 rsrv10; /* MSCAN + 0x2A */
volatile u8 canidmr2; /* MSCAN + 0x2C */
volatile u8 canidmr3; /* MSCAN + 0x2D */
volatile u16 rsrv11; /* MSCAN + 0x2E */
volatile u8 canidar4; /* MSCAN + 0x30 */
volatile u8 canidar5; /* MSCAN + 0x31 */
volatile u16 rsrv12; /* MSCAN + 0x32 */
volatile u8 canidar6; /* MSCAN + 0x34 */
volatile u8 canidar7; /* MSCAN + 0x35 */
volatile u16 rsrv13; /* MSCAN + 0x36 */
volatile u8 canidmr4; /* MSCAN + 0x38 */
volatile u8 canidmr5; /* MSCAN + 0x39 */
volatile u16 rsrv14; /* MSCAN + 0x3A */
volatile u8 canidmr6; /* MSCAN + 0x3C */
volatile u8 canidmr7; /* MSCAN + 0x3D */
volatile u16 rsrv15; /* MSCAN + 0x3E */
struct mscan_buffer canrxfg; /* MSCAN + 0x40 */ /* Foreground receive buffer */
struct mscan_buffer cantxfg; /* MSCAN + 0x60 */ /* Foreground transmit buffer */
};
/* function prototypes */
void loadtask(int basetask, int tasks);
#endif /* __ASSEMBLY__ */
#endif /* __ASMPPC_MPC5XXX_H */
|
