blob: 81672709bbeee8f81a502279d0da5390e59e6b27 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
|
/*
* (C) Copyright 2002
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
*
* See file CREDITS for list of people who contributed to this
* project.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#ifndef _CPC710_H_
#define _CPC710_H_
/* Revision */
#define CPC710_TYPE_100 0x80
#define CPC710_TYPE_100P 0x90
/* System control area */
#define HW_PHYS_SCA 0xff000000
#define HW_SCA_CPC0 0x000000
#define HW_SCA_SDRAM0 0x000000
#define HW_SCA_DMA0 0x1C0000
#define HW_PHYS_CPC0 (HW_PHYS_SCA + HW_SCA_CPC0)
#define HW_PHYS_SDRAM0 (HW_PHYS_SCA + HW_SCA_SDRAM0)
#define HW_CPC0_PCICNFR 0x000c
#define HW_CPC0_RSTR 0x0010
#define HW_CPC0_SPOR 0x00e8
#define HW_CPC0_UCTL 0x1000
#define HW_CPC0_SIOC0 0x1020
#define HW_CPC0_ABCNTL 0x1030
#define HW_CPC0_SESR 0x1060
#define HW_CPC0_SEAR 0x1070
#define HW_CPC0_PGCHP 0x1100
#define HW_CPC0_RGBAN0 0x1110
#define HW_CPC0_RGBAN1 0x1120
#define HW_CPC0_GPDIR 0x1130
#define HW_CPC0_GPIN 0x1140
#define HW_CPC0_GPOUT 0x1150
#define HW_CPC0_ATAS 0x1160
#define HW_CPC0_PCIBAR 0x200018
#define HW_CPC0_PCIENB 0x201000
#define HW_SDRAM0_MCCR 0x1200
#define HW_SDRAM0_MESR 0x1220
#define HW_SDRAM0_MEAR 0x1230
#define HW_SDRAM0_MCER0 0x1300
#define HW_SDRAM0_MCER1 0x1310
#define HW_SDRAM0_MCER2 0x1320
#define HW_SDRAM0_MCER3 0x1330
#define HW_SDRAM0_MCER4 0x1340
#define HW_SDRAM0_MCER5 0x1350
#define HW_SDRAM0_MCER6 0x1360
#define HW_SDRAM0_MCER7 0x1370
#define HW_BRIDGE_PCIDG 0xf6120
#define HW_BRIDGE_INTACK 0xf7700
#define HW_BRIDGE_PIBAR 0xf7800
#define HW_BRIDGE_PMBAR 0xf7810
#define HW_BRIDGE_CRR 0xf7ef0
#define HW_BRIDGE_PR 0xf7f20
#define HW_BRIDGE_ACR 0xf7f30
#define HW_BRIDGE_MSIZE 0xf7f40
#define HW_BRIDGE_IOSIZE 0xf7f60
#define HW_BRIDGE_SMBAR 0xf7f80
#define HW_BRIDGE_SIBAR 0xf7fc0
#define HW_BRIDGE_CFGADDR 0xf8000
#define HW_BRIDGE_CFGDATA 0xf8010
#define HW_BRIDGE_PSSIZE 0xf8100
#define HW_BRIDGE_BARPS 0xf8120
#define HW_BRIDGE_PSBAR 0xf8140
/* Configuration space registers */
#define CPC710_BUS_NUMBER 0x40
#define CPC710_SUB_BUS_NUMBER 0x41
#endif
|
