summaryrefslogtreecommitdiff
path: root/board/freescale/t208xrdb/t2080_spi_rcw.cfg
blob: f167495887094f0b499ecfbbe61bbeb2c756949b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
#PBL preamble and RCW header
aa55aa55 010e0100

#For T2080 v1.0
#SerDes=0x66_0x16, Core=1533MHz, DDR=1600MT/s
#120c0017 15000000 00000000 00000000
#66150002 00008400 ec104000 c1000000
#00000000 00000000 00000000 000307fc
#00000000 00000000 00000000 00000004

#For T2080 v1.1
#SerDes=0x66_0x15, Core:1800MHz, DDR:1600MT/s
#1206001b 15000000 00000000 00000000

#SerDes=0x66_0x15, Core:1800MHz, DDR:1867MT/s
1207001b 15000000 00000000 00000000
66150002 00000000 58104000 c1000000
00800000 00000000 00000000 000307fc
00000000 00000000 00000000 00000004