1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
|
/*
* Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#include <config.h>
#include <asm/arch/mx53.h>
/*
* L2CC Cache setup/invalidation/disable
*/
.macro init_l2cc
/* explicitly disable L2 cache */
mrc 15, 0, r0, c1, c0, 1
bic r0, r0, #0x2
mcr 15, 0, r0, c1, c0, 1
/* reconfigure L2 cache aux control reg */
mov r0, #0xC0 /* tag RAM */
add r0, r0, #0x4 /* data RAM */
orr r0, r0, #(1 << 24) /* disable write allocate delay */
orr r0, r0, #(1 << 23) /* disable write allocate combine */
orr r0, r0, #(1 << 22) /* disable write allocate */
mcr 15, 1, r0, c9, c0, 2
.endm /* init_l2cc */
/* AIPS setup - Only setup MPROTx registers.
* The PACR default values are good.*/
.macro init_aips
/*
* Set all MPROTx to be non-bufferable, trusted for R/W,
* not forced to user-mode.
*/
ldr r0, =AIPS1_BASE_ADDR
ldr r1, =0x77777777
str r1, [r0, #0x0]
str r1, [r0, #0x4]
ldr r0, =AIPS2_BASE_ADDR
str r1, [r0, #0x0]
str r1, [r0, #0x4]
.endm /* init_aips */
.macro setup_pll pll, freq
/*
* If freq < 300MHz, we need to set dpdck0_2_en to 0
*/
ldr r0, =\freq
ldr r1, =0x300
cmp r0, r1
ldrcs r1, =0x00001232
ldrcc r1, =0x00000232
ldr r0, =\pll
str r1, [r0, #PLL_DP_CTL]
mov r1, #0x2
str r1, [r0, #PLL_DP_CONFIG]
ldr r1, W_DP_OP_\freq
str r1, [r0, #PLL_DP_OP]
str r1, [r0, #PLL_DP_HFS_OP]
ldr r1, W_DP_MFD_\freq
str r1, [r0, #PLL_DP_MFD]
str r1, [r0, #PLL_DP_HFS_MFD]
ldr r1, W_DP_MFN_\freq
str r1, [r0, #PLL_DP_MFN]
str r1, [r0, #PLL_DP_HFS_MFN]
ldr r1, =0x00001232
str r1, [r0, #PLL_DP_CTL]
1: ldr r1, [r0, #PLL_DP_CTL]
ands r1, r1, #0x1
beq 1b
.endm
.macro init_m4if
/*increase master2 priority for WIFI*/
ldr r0, =M4IF_BASE_ADDR
ldr r1, [r0, #0x40]
orr r1, r1, #(0x33 << 16)
str r1, [r0, #0x40]
/*increase master4 priority for FEC*/
ldr r1, [r0, #0x44]
orr r1, r1, #0x33
str r1, [r0, #0x44]
/*set SDHC-port3 high priority to all AHB MAX Slave port*/
ldr r0, =AHBMAX_BASE_ADDR
#ifdef CONFIG_WIFI_SDHC_PORT3
/*set PARK to SDHC-port3*/
ldr r0, =AHBMAX_BASE_ADDR
ldr r1, [r0, #0x10]
bic r1, r1, #(0x7 << 0)
orr r1, r1, #0x3
bic r1, r1, #(0x3 << 4)
bic r1, r1, #(0x3 << 8)
orr r1, r1, #(0x1 << 30)
bic r1, r1, #(0x1 << 31)
ldr r1, [r0, #0x110]
bic r1, r1, #(0x7 << 0)
orr r1, r1, #0x3
bic r1, r1, #(0x3 << 4)
bic r1, r1, #(0x3 << 8)
orr r1, r1, #(0x1 << 30)
bic r1, r1, #(0x1 << 31)
ldr r1, [r0, #0x210]
bic r1, r1, #(0x7 << 0)
orr r1, r1, #0x3
bic r1, r1, #(0x3 << 4)
bic r1, r1, #(0x3 << 8)
orr r1, r1, #(0x1 << 30)
bic r1, r1, #(0x1 << 31)
ldr r1, [r0, #0x310]
bic r1, r1, #(0x7 << 0)
orr r1, r1, #0x3
bic r1, r1, #(0x3 << 4)
bic r1, r1, #(0x3 << 8)
orr r1, r1, #(0x1 << 30)
bic r1, r1, #(0x1 << 31)
/*set SDHC-port3 arbitration*/
ldr r0, =AHBMAX_BASE_ADDR
ldr r1, [r0, #0xb00]
bic r1, r1, #(0x7 << 0)
orr r1, r1, #0x1
#endif
#ifdef CONFIG_WIFI_SDHC_PORT2
/*set PARK to SDHC-port3*/
ldr r0, =AHBMAX_BASE_ADDR
ldr r1, [r0, #0x10]
bic r1, r1, #(0x7 << 0)
orr r1, r1, #0x2
bic r1, r1, #(0x3 << 4)
bic r1, r1, #(0x3 << 8)
orr r1, r1, #(0x1 << 30)
bic r1, r1, #(0x1 << 31)
ldr r1, [r0, #0x110]
bic r1, r1, #(0x7 << 0)
orr r1, r1, #0x2
bic r1, r1, #(0x3 << 4)
bic r1, r1, #(0x3 << 8)
orr r1, r1, #(0x1 << 30)
bic r1, r1, #(0x1 << 31)
ldr r1, [r0, #0x210]
bic r1, r1, #(0x7 << 0)
orr r1, r1, #0x2
bic r1, r1, #(0x3 << 4)
bic r1, r1, #(0x3 << 8)
orr r1, r1, #(0x1 << 30)
bic r1, r1, #(0x1 << 31)
ldr r1, [r0, #0x310]
bic r1, r1, #(0x7 << 0)
orr r1, r1, #0x2
bic r1, r1, #(0x3 << 4)
bic r1, r1, #(0x3 << 8)
orr r1, r1, #(0x1 << 30)
bic r1, r1, #(0x1 << 31)
/*set SDHC-port2 arbitration*/
ldr r0, =AHBMAX_BASE_ADDR
ldr r1, [r0, #0xA00]
bic r1, r1, #(0x7 << 0)
#endif
/*set JMP step to zero*/
ldr r0, =M4IF_BASE_ADDR
ldr r1, [r0, #0x48]
bic r1, r1, #(0x3 << 8)
str r1, [r0, #0x48]
.endm
.macro init_clock
ldr r0, =ROM_SI_REV
ldr r1, [r0]
cmp r1, #0x20
/* For TO2 only, set LDO to 1.3V */
ldr r0, =0x53fa8000
ldr r1, =0x00194005
streq r1, [r0, #0x04]
ldr r0, CCM_BASE_ADDR_W
/* Gate of clocks to the peripherals first */
ldr r1, =0x3FFFFFFF
str r1, [r0, #CLKCTL_CCGR0]
ldr r1, =0x0
str r1, [r0, #CLKCTL_CCGR1]
str r1, [r0, #CLKCTL_CCGR2]
str r1, [r0, #CLKCTL_CCGR3]
str r1, [r0, #CLKCTL_CCGR7]
ldr r1, =0x00030000
str r1, [r0, #CLKCTL_CCGR4]
ldr r1, =0x00FFF030
str r1, [r0, #CLKCTL_CCGR5]
ldr r1, =0x0F00030F
str r1, [r0, #CLKCTL_CCGR6]
/* Switch ARM to step clock */
mov r1, #0x4
str r1, [r0, #CLKCTL_CCSR]
setup_pll PLL1_BASE_ADDR, 800
setup_pll PLL3_BASE_ADDR, 400
/* Switch peripheral to PLL3 */
ldr r0, CCM_BASE_ADDR_W
ldr r1, CCM_VAL_0x00015154
str r1, [r0, #CLKCTL_CBCMR]
ldr r1, CCM_VAL_0x02888945
orr r1, r1, #(1 << 16)
str r1, [r0, #CLKCTL_CBCDR]
/* make sure change is effective */
1: ldr r1, [r0, #CLKCTL_CDHIPR]
cmp r1, #0x0
bne 1b
setup_pll PLL2_BASE_ADDR, CONFIG_SYS_PLL2_FREQ
/* Switch peripheral to PLL2 */
ldr r0, CCM_BASE_ADDR_W
ldr r1, CCM_VAL_0x00808145
orr r1, r1, #(CONFIG_SYS_AHB_PODF << 10)
orr r1, r1, #(CONFIG_SYS_AXIA_PODF << 16)
orr r1, r1, #(CONFIG_SYS_AXIB_PODF << 19)
str r1, [r0, #CLKCTL_CBCDR]
ldr r1, CCM_VAL_0x00016154
str r1, [r0, #CLKCTL_CBCMR]
/*change uart clk parent to pll2*/
ldr r1, [r0, #CLKCTL_CSCMR1]
and r1, r1, #0xfcffffff
orr r1, r1, #0x01000000
str r1, [r0, #CLKCTL_CSCMR1]
/* make sure change is effective */
1: ldr r1, [r0, #CLKCTL_CDHIPR]
cmp r1, #0x0
bne 1b
setup_pll PLL3_BASE_ADDR, 216
setup_pll PLL4_BASE_ADDR, 455
/* Set the platform clock dividers */
ldr r0, PLATFORM_BASE_ADDR_W
ldr r1, PLATFORM_CLOCK_DIV_W
str r1, [r0, #PLATFORM_ICGC]
ldr r0, CCM_BASE_ADDR_W
mov r1, #0
str r1, [r0, #CLKCTL_CACRR]
/* Switch ARM back to PLL 1. */
mov r1, #0x0
str r1, [r0, #CLKCTL_CCSR]
/* make uart div=6*/
ldr r1, [r0, #CLKCTL_CSCDR1]
and r1, r1, #0xffffffc0
orr r1, r1, #0x0a
str r1, [r0, #CLKCTL_CSCDR1]
/* Restore the default values in the Gate registers */
ldr r1, =0xFFFFFFFF
str r1, [r0, #CLKCTL_CCGR0]
str r1, [r0, #CLKCTL_CCGR1]
str r1, [r0, #CLKCTL_CCGR2]
str r1, [r0, #CLKCTL_CCGR3]
str r1, [r0, #CLKCTL_CCGR4]
str r1, [r0, #CLKCTL_CCGR5]
str r1, [r0, #CLKCTL_CCGR6]
str r1, [r0, #CLKCTL_CCGR7]
mov r1, #0x00000
str r1, [r0, #CLKCTL_CCDR]
/* for cko - for ARM div by 8 */
mov r1, #0x000A0000
add r1, r1, #0x00000F0
str r1, [r0, #CLKCTL_CCOSR]
.endm
.section ".text.init", "x"
.globl lowlevel_init
lowlevel_init:
#ifdef ENABLE_IMPRECISE_ABORT
mrs r1, spsr /* save old spsr */
mrs r0, cpsr /* read out the cpsr */
bic r0, r0, #0x100 /* clear the A bit */
msr spsr, r0 /* update spsr */
add lr, pc, #0x8 /* update lr */
movs pc, lr /* update cpsr */
nop
nop
nop
nop
msr spsr, r1 /* restore old spsr */
#endif
/* ARM errata ID #468414 */
mrc 15, 0, r1, c1, c0, 1
orr r1, r1, #(1 << 5) /* enable L1NEON bit */
mcr 15, 0, r1, c1, c0, 1
init_l2cc
init_aips
#ifdef CONFIG_ADJUST_WIFI_FEC_PERFORMANCE
/*increase WIFI & FEC priority of accessing bus*/
init_m4if
#endif
init_clock
mov pc, lr
/* Board level setting value */
CCM_BASE_ADDR_W: .word CCM_BASE_ADDR
CCM_VAL_0x00016154: .word 0x00016154
CCM_VAL_0x00808145: .word 0x00808145
CCM_VAL_0x00015154: .word 0x00015154
CCM_VAL_0x02888945: .word 0x02888945
W_DP_OP_1000: .word DP_OP_1000
W_DP_MFD_1000: .word DP_MFD_1000
W_DP_MFN_1000: .word DP_MFN_1000
W_DP_OP_800: .word DP_OP_800
W_DP_MFD_800: .word DP_MFD_800
W_DP_MFN_800: .word DP_MFN_800
W_DP_OP_600: .word DP_OP_600
W_DP_MFD_600: .word DP_MFD_600
W_DP_MFN_600: .word DP_MFN_600
W_DP_OP_400: .word DP_OP_400
W_DP_MFD_400: .word DP_MFD_400
W_DP_MFN_400: .word DP_MFN_400
W_DP_OP_216: .word DP_OP_216
W_DP_MFD_216: .word DP_MFD_216
W_DP_MFN_216: .word DP_MFN_216
W_DP_OP_455: .word DP_OP_455
W_DP_MFD_455: .word DP_MFD_455
W_DP_MFN_455: .word DP_MFN_455
PLATFORM_BASE_ADDR_W: .word ARM_BASE_ADDR
PLATFORM_CLOCK_DIV_W: .word 0x00000124
|
