blob: 9fdabac6e5c792ed4c4acbc8b84a8e267556c174 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
|
/*
* Freescale system chip & board version define
* Copyright (C) 2012 Freescale Semiconductor, Inc.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
* MA 02110-1301, USA.
*/
#include <config.h>
#include <common.h>
#include <asm/io.h>
#include <asm/arch/mx6.h>
#ifdef CONFIG_CMD_IMXOTP
#include <imx_otp.h>
#endif
unsigned int fsl_system_rev;
#if defined(CONFIG_MX6Q) || defined(CONFIG_MX6DL) || defined(CONFIG_MX6SOLO)
/*
* Set fsl_system_rev:
* bit 0-7: Chip Revision ID
* bit 8-11: Board Revision ID
* 0: Unknown or latest revision
* 1: RevA Board
* 2: RevB board
* 3: RevC board
* bit 12-19: Chip Silicon ID
* 0x63: i.MX6 Dual/Quad
* 0x61: i.MX6 Solo/DualLite
* 0x60: i.MX6 SoloLite
*/
void fsl_set_system_rev(void)
{
/* Read Silicon information from Anatop register */
/* The register layout:
* bit 16-23: Chip Silicon ID
* 0x60: i.MX6 SoloLite
* 0x61: i.MX6 Solo/DualLite
* 0x63: i.MX6 Dual/Quad
*
* bit 0-7: Chip Revision ID
* 0x00: TO1.0
* 0x01: TO1.1
* 0x02: TO1.2
*
* exp:
* Chip Major Minor
* i.MX6Q1.0: 6300 00
* i.MX6Q1.1: 6300 01
* i.MX6Solo1.0: 6100 00
*/
u32 cpu_type = readl(ANATOP_BASE_ADDR + 0x260);
u32 board_type = 0;
/* Chip Silicon ID */
fsl_system_rev = (cpu_type >> 4) & 0xFF000;
/* Chip Revision ID */
fsl_system_rev |= (cpu_type & 0xFF);
/* Get Board ID information from OCOTP_GP1[15:8]
* bit 12-15: Board type
* 0x0 : Unknown
* 0x1 : Sabre-AI (ARD)
* 0x2 : Smart Device (SD)
* 0x3 : Quick-Start Board (QSB)
* 0x4 : SoloLite EVK (SL-EVK)
*
* bit 8-11: Board Revision ID
* 0x0 : Unknown or latest revision
* 0x1 : RevA board
* 0x2 : RevB
* 0x3 : RevC
*
* exp:
* i.MX6Q ARD RevA: 0x11
* i.MX6Q ARD RevB: 0x12
* i.MX6Solo ARD RevA: 0x11
* i.MX6Solo ARD RevB: 0x12
*/
#ifdef CONFIG_CMD_IMXOTP
imx_otp_read_one_u32(0x26, &board_type);
switch ((board_type >> 8) & 0xF) {
case 0x1: /* RevA */
fsl_system_rev |= BOARD_REV_2;
break;
case 0x2: /* RevB */
fsl_system_rev |= BOARD_REV_3;
break;
case 0x3: /* RevC */
fsl_system_rev |= BOARD_REV_4;
break;
case 0x0: /* Unknown */
default:
fsl_system_rev |= BOARD_REV_1;
break;
}
#endif
}
#else
void fsl_set_system_rev(void)
{
}
#endif
|
