blob: 46b992ef4485bbcad35498a53dacec1950100962 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
/*
* (C) Copyright 2002
* Daniel Engström, Omicron Ceti AB, daniel@omicron.se
*
* SPDX-License-Identifier: GPL-2.0+
*/
#ifndef _PCI_I386_H_
#define _PCI_I386_H_
#include <pci.h>
/* bus mapping constants (used for PCI core initialization) */
#define PCI_REG_ADDR 0xcf8
#define PCI_REG_DATA 0xcfc
#define PCI_CFG_EN 0x80000000
#ifndef __ASSEMBLY__
#define DEFINE_PCI_DEVICE_TABLE(_table) \
const struct pci_device_id _table[]
struct pci_controller;
void pci_setup_type1(struct pci_controller *hose);
int pci_x86_read_config(struct udevice *bus, pci_dev_t bdf, uint offset,
ulong *valuep, enum pci_size_t size);
int pci_x86_write_config(struct udevice *bus, pci_dev_t bdf, uint offset,
ulong value, enum pci_size_t size);
/**
* Assign IRQ number to a PCI device
*
* This function assigns IRQ for a PCI device. If the device does not exist
* or does not require interrupts then this function has no effect.
*
* @bus: PCI bus number
* @device: PCI device number
* @irq: An array of IRQ numbers that are assigned to INTA through
* INTD of this PCI device.
*/
void pci_assign_irqs(int bus, int device, u8 irq[4]);
#endif /* __ASSEMBLY__ */
#endif /* _PCI_I386_H_ */
|
