blob: ea7dc4c0730821bfdc1978036b926f3ebf0871b5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
/*
* arch/arm/include/asm/arch-rmobile/r8a7794.h
*
* Copyright (C) 2014 Renesas Electronics Corporation
*
* SPDX-License-Identifier: GPL-2.0
*/
#ifndef __ASM_ARCH_R8A7794_H
#define __ASM_ARCH_R8A7794_H
#include "rcar-base.h"
/* SH-I2C */
#define CONFIG_SYS_I2C_SH_BASE2 0xE60B0000
/* Module stop control/status register bits */
#define MSTP0_BITS 0x00440801
#define MSTP1_BITS 0x936899DA
#define MSTP2_BITS 0x100D21FC
#define MSTP3_BITS 0xE084D810
#define MSTP4_BITS 0x800001C4
#define MSTP5_BITS 0x40C00044
#define MSTP7_BITS 0x013FE618
#define MSTP8_BITS 0x40803C05
#define MSTP9_BITS 0xFB879FEE
#define MSTP10_BITS 0xFFFEFFE0
#define MSTP11_BITS 0x000001C0
/* SDHI */
#define CONFIG_SYS_SH_SDHI1_BASE 0xEE140000
#define CONFIG_SYS_SH_SDHI2_BASE 0xEE160000
#define CONFIG_SYS_SH_SDHI_NR_CHANNEL 3
#define R8A7794_CUT_ES2 2
#define IS_R8A7794_ES2() \
(rmobile_get_cpu_rev_integer() == R8A7794_CUT_ES2)
#endif /* __ASM_ARCH_R8A7794_H */
|