blob: de0e2665650e8e0b2e22ca642733fce24187055b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
|
/*
* Copyright (C) 2009 Jens Scharsig (js_at_ng@scharsoft.de)
*
* SPDX-License-Identifier: GPL-2.0+
*/
#ifndef AT91_TC_H
#define AT91_TC_H
typedef struct at91_tcc {
u32 ccr; /* 0x00 Channel Control Register */
u32 cmr; /* 0x04 Channel Mode Register */
u32 reserved1[2];
u32 cv; /* 0x10 Counter Value */
u32 ra; /* 0x14 Register A */
u32 rb; /* 0x18 Register B */
u32 rc; /* 0x1C Register C */
u32 sr; /* 0x20 Status Register */
u32 ier; /* 0x24 Interrupt Enable Register */
u32 idr; /* 0x28 Interrupt Disable Register */
u32 imr; /* 0x2C Interrupt Mask Register */
u32 reserved3[4];
} at91_tcc_t;
#define AT91_TC_CCR_CLKEN 0x00000001
#define AT91_TC_CCR_CLKDIS 0x00000002
#define AT91_TC_CCR_SWTRG 0x00000004
#define AT91_TC_CMR_CPCTRG 0x00004000
#define AT91_TC_CMR_TCCLKS_CLOCK1 0x00000000
#define AT91_TC_CMR_TCCLKS_CLOCK2 0x00000001
#define AT91_TC_CMR_TCCLKS_CLOCK3 0x00000002
#define AT91_TC_CMR_TCCLKS_CLOCK4 0x00000003
#define AT91_TC_CMR_TCCLKS_CLOCK5 0x00000004
#define AT91_TC_CMR_TCCLKS_XC0 0x00000005
#define AT91_TC_CMR_TCCLKS_XC1 0x00000006
#define AT91_TC_CMR_TCCLKS_XC2 0x00000007
typedef struct at91_tc {
at91_tcc_t tc[3]; /* 0x00 TC Channel 0-2 */
u32 bcr; /* 0xC0 TC Block Control Register */
u32 bmr; /* 0xC4 TC Block Mode Register */
} at91_tc_t;
#define AT91_TC_BMR_TC0XC0S_TCLK0 0x00000000
#define AT91_TC_BMR_TC0XC0S_NONE 0x00000001
#define AT91_TC_BMR_TC0XC0S_TIOA1 0x00000002
#define AT91_TC_BMR_TC0XC0S_TIOA2 0x00000003
#define AT91_TC_BMR_TC1XC1S_TCLK1 0x00000000
#define AT91_TC_BMR_TC1XC1S_NONE 0x00000004
#define AT91_TC_BMR_TC1XC1S_TIOA0 0x00000008
#define AT91_TC_BMR_TC1XC1S_TIOA2 0x0000000C
#define AT91_TC_BMR_TC2XC2S_TCLK2 0x00000000
#define AT91_TC_BMR_TC2XC2S_NONE 0x00000010
#define AT91_TC_BMR_TC2XC2S_TIOA0 0x00000020
#define AT91_TC_BMR_TC2XC2S_TIOA1 0x00000030
#endif
|
