blob: de7650eae73df2e8fd706cd0a1f26b07b83fce6a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
|
/*
* (C) Copyright 2010
* Texas Instruments, <www.ti.com>
* Aneesh V <aneesh@ti.com>
*
* SPDX-License-Identifier: GPL-2.0+
*/
#ifndef _PL310_H_
#define _PL310_H_
#include <linux/types.h>
/* Register bit fields */
#define PL310_AUX_CTRL_ASSOCIATIVITY_MASK (1 << 16)
#define L2X0_DYNAMIC_CLK_GATING_EN (1 << 1)
#define L2X0_STNDBY_MODE_EN (1 << 0)
#define L2X0_CTRL_EN 1
#define L310_SHARED_ATT_OVERRIDE_ENABLE (1 << 22)
struct pl310_regs {
u32 pl310_cache_id;
u32 pl310_cache_type;
u32 pad1[62];
u32 pl310_ctrl;
u32 pl310_aux_ctrl;
u32 pl310_tag_latency_ctrl;
u32 pl310_data_latency_ctrl;
u32 pad2[60];
u32 pl310_event_cnt_ctrl;
u32 pl310_event_cnt1_cfg;
u32 pl310_event_cnt0_cfg;
u32 pl310_event_cnt1_val;
u32 pl310_event_cnt0_val;
u32 pl310_intr_mask;
u32 pl310_masked_intr_stat;
u32 pl310_raw_intr_stat;
u32 pl310_intr_clear;
u32 pad3[323];
u32 pl310_cache_sync;
u32 pad4[15];
u32 pl310_inv_line_pa;
u32 pad5[2];
u32 pl310_inv_way;
u32 pad6[12];
u32 pl310_clean_line_pa;
u32 pad7[1];
u32 pl310_clean_line_idx;
u32 pl310_clean_way;
u32 pad8[12];
u32 pl310_clean_inv_line_pa;
u32 pad9[1];
u32 pl310_clean_inv_line_idx;
u32 pl310_clean_inv_way;
u32 pad10[64];
u32 pl310_lockdown_dbase;
u32 pl310_lockdown_ibase;
u32 pad11[190];
u32 pl310_addr_filter_start;
u32 pl310_addr_filter_end;
u32 pad12[190];
u32 pl310_test_operation;
u32 pad13[3];
u32 pl310_line_data;
u32 pad14[7];
u32 pl310_line_tag;
u32 pad15[3];
u32 pl310_debug_ctrl;
u32 pad16[7];
u32 pl310_prefetch_ctrl;
u32 pad17[7];
u32 pl310_power_ctrl;
};
void pl310_inval_all(void);
void pl310_clean_inval_all(void);
void pl310_inval_range(u32 start, u32 end);
void pl310_clean_inval_range(u32 start, u32 end);
#endif
|
