blob: 80dcdf6619707f32bf69ab8ff8401b8c088a5c4a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
|
/*
* Freescale i.MX28 PINCTRL Register Definitions
*
* Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com>
* on behalf of DENX Software Engineering GmbH
*
* Based on code from LTIB:
* Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*
*/
#ifndef __MX28_REGS_PINCTRL_H__
#define __MX28_REGS_PINCTRL_H__
#include <asm/arch/regs-common.h>
#ifndef __ASSEMBLY__
struct mx28_pinctrl_regs {
mx28_reg_32(hw_pinctrl_ctrl) /* 0x0 */
uint32_t reserved1[60];
mx28_reg_32(hw_pinctrl_muxsel0) /* 0x100 */
mx28_reg_32(hw_pinctrl_muxsel1) /* 0x110 */
mx28_reg_32(hw_pinctrl_muxsel2) /* 0x120 */
mx28_reg_32(hw_pinctrl_muxsel3) /* 0x130 */
mx28_reg_32(hw_pinctrl_muxsel4) /* 0x140 */
mx28_reg_32(hw_pinctrl_muxsel5) /* 0x150 */
mx28_reg_32(hw_pinctrl_muxsel6) /* 0x160 */
mx28_reg_32(hw_pinctrl_muxsel7) /* 0x170 */
mx28_reg_32(hw_pinctrl_muxsel8) /* 0x180 */
mx28_reg_32(hw_pinctrl_muxsel9) /* 0x190 */
mx28_reg_32(hw_pinctrl_muxsel10) /* 0x1a0 */
mx28_reg_32(hw_pinctrl_muxsel11) /* 0x1b0 */
mx28_reg_32(hw_pinctrl_muxsel12) /* 0x1c0 */
mx28_reg_32(hw_pinctrl_muxsel13) /* 0x1d0 */
uint32_t reserved2[72];
mx28_reg_32(hw_pinctrl_drive0) /* 0x300 */
mx28_reg_32(hw_pinctrl_drive1) /* 0x310 */
mx28_reg_32(hw_pinctrl_drive2) /* 0x320 */
mx28_reg_32(hw_pinctrl_drive3) /* 0x330 */
mx28_reg_32(hw_pinctrl_drive4) /* 0x340 */
mx28_reg_32(hw_pinctrl_drive5) /* 0x350 */
mx28_reg_32(hw_pinctrl_drive6) /* 0x360 */
mx28_reg_32(hw_pinctrl_drive7) /* 0x370 */
mx28_reg_32(hw_pinctrl_drive8) /* 0x380 */
mx28_reg_32(hw_pinctrl_drive9) /* 0x390 */
mx28_reg_32(hw_pinctrl_drive10) /* 0x3a0 */
mx28_reg_32(hw_pinctrl_drive11) /* 0x3b0 */
mx28_reg_32(hw_pinctrl_drive12) /* 0x3c0 */
mx28_reg_32(hw_pinctrl_drive13) /* 0x3d0 */
mx28_reg_32(hw_pinctrl_drive14) /* 0x3e0 */
mx28_reg_32(hw_pinctrl_drive15) /* 0x3f0 */
mx28_reg_32(hw_pinctrl_drive16) /* 0x400 */
mx28_reg_32(hw_pinctrl_drive17) /* 0x410 */
mx28_reg_32(hw_pinctrl_drive18) /* 0x420 */
mx28_reg_32(hw_pinctrl_drive19) /* 0x430 */
uint32_t reserved3[112];
mx28_reg_32(hw_pinctrl_pull0) /* 0x600 */
mx28_reg_32(hw_pinctrl_pull1) /* 0x610 */
mx28_reg_32(hw_pinctrl_pull2) /* 0x620 */
mx28_reg_32(hw_pinctrl_pull3) /* 0x630 */
mx28_reg_32(hw_pinctrl_pull4) /* 0x640 */
mx28_reg_32(hw_pinctrl_pull5) /* 0x650 */
mx28_reg_32(hw_pinctrl_pull6) /* 0x660 */
uint32_t reserved4[36];
mx28_reg_32(hw_pinctrl_dout0) /* 0x700 */
mx28_reg_32(hw_pinctrl_dout1) /* 0x710 */
mx28_reg_32(hw_pinctrl_dout2) /* 0x720 */
mx28_reg_32(hw_pinctrl_dout3) /* 0x730 */
mx28_reg_32(hw_pinctrl_dout4) /* 0x740 */
uint32_t reserved5[108];
mx28_reg_32(hw_pinctrl_din0) /* 0x900 */
mx28_reg_32(hw_pinctrl_din1) /* 0x910 */
mx28_reg_32(hw_pinctrl_din2) /* 0x920 */
mx28_reg_32(hw_pinctrl_din3) /* 0x930 */
mx28_reg_32(hw_pinctrl_din4) /* 0x940 */
uint32_t reserved6[108];
mx28_reg_32(hw_pinctrl_doe0) /* 0xb00 */
mx28_reg_32(hw_pinctrl_doe1) /* 0xb10 */
mx28_reg_32(hw_pinctrl_doe2) /* 0xb20 */
mx28_reg_32(hw_pinctrl_doe3) /* 0xb30 */
mx28_reg_32(hw_pinctrl_doe4) /* 0xb40 */
uint32_t reserved7[300];
mx28_reg_32(hw_pinctrl_pin2irq0) /* 0x1000 */
mx28_reg_32(hw_pinctrl_pin2irq1) /* 0x1010 */
mx28_reg_32(hw_pinctrl_pin2irq2) /* 0x1020 */
mx28_reg_32(hw_pinctrl_pin2irq3) /* 0x1030 */
mx28_reg_32(hw_pinctrl_pin2irq4) /* 0x1040 */
uint32_t reserved8[44];
mx28_reg_32(hw_pinctrl_irqen0) /* 0x1100 */
mx28_reg_32(hw_pinctrl_irqen1) /* 0x1110 */
mx28_reg_32(hw_pinctrl_irqen2) /* 0x1120 */
mx28_reg_32(hw_pinctrl_irqen3) /* 0x1130 */
mx28_reg_32(hw_pinctrl_irqen4) /* 0x1140 */
uint32_t reserved9[44];
mx28_reg_32(hw_pinctrl_irqlevel0) /* 0x1200 */
mx28_reg_32(hw_pinctrl_irqlevel1) /* 0x1210 */
mx28_reg_32(hw_pinctrl_irqlevel2) /* 0x1220 */
mx28_reg_32(hw_pinctrl_irqlevel3) /* 0x1230 */
mx28_reg_32(hw_pinctrl_irqlevel4) /* 0x1240 */
uint32_t reserved10[44];
mx28_reg_32(hw_pinctrl_irqpol0) /* 0x1300 */
mx28_reg_32(hw_pinctrl_irqpol1) /* 0x1310 */
mx28_reg_32(hw_pinctrl_irqpol2) /* 0x1320 */
mx28_reg_32(hw_pinctrl_irqpol3) /* 0x1330 */
mx28_reg_32(hw_pinctrl_irqpol4) /* 0x1340 */
uint32_t reserved11[44];
mx28_reg_32(hw_pinctrl_irqstat0) /* 0x1400 */
mx28_reg_32(hw_pinctrl_irqstat1) /* 0x1410 */
mx28_reg_32(hw_pinctrl_irqstat2) /* 0x1420 */
mx28_reg_32(hw_pinctrl_irqstat3) /* 0x1430 */
mx28_reg_32(hw_pinctrl_irqstat4) /* 0x1440 */
uint32_t reserved12[380];
mx28_reg_32(hw_pinctrl_emi_odt_ctrl) /* 0x1a40 */
uint32_t reserved13[76];
mx28_reg_32(hw_pinctrl_emi_ds_ctrl) /* 0x1b80 */
};
#endif
#define PINCTRL_CTRL_SFTRST (1 << 31)
#define PINCTRL_CTRL_CLKGATE (1 << 30)
#define PINCTRL_CTRL_PRESENT4 (1 << 24)
#define PINCTRL_CTRL_PRESENT3 (1 << 23)
#define PINCTRL_CTRL_PRESENT2 (1 << 22)
#define PINCTRL_CTRL_PRESENT1 (1 << 21)
#define PINCTRL_CTRL_PRESENT0 (1 << 20)
#define PINCTRL_CTRL_IRQOUT4 (1 << 4)
#define PINCTRL_CTRL_IRQOUT3 (1 << 3)
#define PINCTRL_CTRL_IRQOUT2 (1 << 2)
#define PINCTRL_CTRL_IRQOUT1 (1 << 1)
#define PINCTRL_CTRL_IRQOUT0 (1 << 0)
#define PINCTRL_MUXSEL0_BANK0_PIN07_MASK (0x3 << 14)
#define PINCTRL_MUXSEL0_BANK0_PIN07_OFFSET 14
#define PINCTRL_MUXSEL0_BANK0_PIN06_MASK (0x3 << 12)
#define PINCTRL_MUXSEL0_BANK0_PIN06_OFFSET 12
#define PINCTRL_MUXSEL0_BANK0_PIN05_MASK (0x3 << 10)
#define PINCTRL_MUXSEL0_BANK0_PIN05_OFFSET 10
#define PINCTRL_MUXSEL0_BANK0_PIN04_MASK (0x3 << 8)
#define PINCTRL_MUXSEL0_BANK0_PIN04_OFFSET 8
#define PINCTRL_MUXSEL0_BANK0_PIN03_MASK (0x3 << 6)
#define PINCTRL_MUXSEL0_BANK0_PIN03_OFFSET 6
#define PINCTRL_MUXSEL0_BANK0_PIN02_MASK (0x3 << 4)
#define PINCTRL_MUXSEL0_BANK0_PIN02_OFFSET 4
#define PINCTRL_MUXSEL0_BANK0_PIN01_MASK (0x3 << 2)
#define PINCTRL_MUXSEL0_BANK0_PIN01_OFFSET 2
#define PINCTRL_MUXSEL0_BANK0_PIN00_MASK (0x3 << 0)
#define PINCTRL_MUXSEL0_BANK0_PIN00_OFFSET 0
#define PINCTRL_MUXSEL1_BANK0_PIN28_MASK (0x3 << 24)
#define PINCTRL_MUXSEL1_BANK0_PIN28_OFFSET 24
#define PINCTRL_MUXSEL1_BANK0_PIN27_MASK (0x3 << 22)
#define PINCTRL_MUXSEL1_BANK0_PIN27_OFFSET 22
#define PINCTRL_MUXSEL1_BANK0_PIN26_MASK (0x3 << 20)
#define PINCTRL_MUXSEL1_BANK0_PIN26_OFFSET 20
#define PINCTRL_MUXSEL1_BANK0_PIN25_MASK (0x3 << 18)
#define PINCTRL_MUXSEL1_BANK0_PIN25_OFFSET 18
#define PINCTRL_MUXSEL1_BANK0_PIN24_MASK (0x3 << 16)
#define PINCTRL_MUXSEL1_BANK0_PIN24_OFFSET 16
#define PINCTRL_MUXSEL1_BANK0_PIN23_MASK (0x3 << 14)
#define PINCTRL_MUXSEL1_BANK0_PIN23_OFFSET 14
#define PINCTRL_MUXSEL1_BANK0_PIN22_MASK (0x3 << 12)
#define PINCTRL_MUXSEL1_BANK0_PIN22_OFFSET 12
#define PINCTRL_MUXSEL1_BANK0_PIN21_MASK (0x3 << 10)
#define PINCTRL_MUXSEL1_BANK0_PIN21_OFFSET 10
#define PINCTRL_MUXSEL1_BANK0_PIN20_MASK (0x3 << 8)
#define PINCTRL_MUXSEL1_BANK0_PIN20_OFFSET 8
#define PINCTRL_MUXSEL1_BANK0_PIN19_MASK (0x3 << 6)
#define PINCTRL_MUXSEL1_BANK0_PIN19_OFFSET 6
#define PINCTRL_MUXSEL1_BANK0_PIN18_MASK (0x3 << 4)
#define PINCTRL_MUXSEL1_BANK0_PIN18_OFFSET 4
#define PINCTRL_MUXSEL1_BANK0_PIN17_MASK (0x3 << 2)
#define PINCTRL_MUXSEL1_BANK0_PIN17_OFFSET 2
#define PINCTRL_MUXSEL1_BANK0_PIN16_MASK (0x3 << 0)
#define PINCTRL_MUXSEL1_BANK0_PIN16_OFFSET 0
#define PINCTRL_MUXSEL2_BANK1_PIN15_MASK (0x3 << 30)
#define PINCTRL_MUXSEL2_BANK1_PIN15_OFFSET 30
#define PINCTRL_MUXSEL2_BANK1_PIN14_MASK (0x3 << 28)
#define PINCTRL_MUXSEL2_BANK1_PIN14_OFFSET 28
#define PINCTRL_MUXSEL2_BANK1_PIN13_MASK (0x3 << 26)
#define PINCTRL_MUXSEL2_BANK1_PIN13_OFFSET 26
#define PINCTRL_MUXSEL2_BANK1_PIN12_MASK (0x3 << 24)
#define PINCTRL_MUXSEL2_BANK1_PIN12_OFFSET 24
#define PINCTRL_MUXSEL2_BANK1_PIN11_MASK (0x3 << 22)
#define PINCTRL_MUXSEL2_BANK1_PIN11_OFFSET 22
#define PINCTRL_MUXSEL2_BANK1_PIN10_MASK (0x3 << 20)
#define PINCTRL_MUXSEL2_BANK1_PIN10_OFFSET 20
#define PINCTRL_MUXSEL2_BANK1_PIN09_MASK (0x3 << 18)
#define PINCTRL_MUXSEL2_BANK1_PIN09_OFFSET 18
#define PINCTRL_MUXSEL2_BANK1_PIN08_MASK (0x3 << 16)
#define PINCTRL_MUXSEL2_BANK1_PIN08_OFFSET 16
#define PINCTRL_MUXSEL2_BANK1_PIN07_MASK (0x3 << 14)
#define PINCTRL_MUXSEL2_BANK1_PIN07_OFFSET 14
#define PINCTRL_MUXSEL2_BANK1_PIN06_MASK (0x3 << 12)
#define PINCTRL_MUXSEL2_BANK1_PIN06_OFFSET 12
#define PINCTRL_MUXSEL2_BANK1_PIN05_MASK (0x3 << 10)
#define PINCTRL_MUXSEL2_BANK1_PIN05_OFFSET 10
#define PINCTRL_MUXSEL2_BANK1_PIN04_MASK (0x3 << 8)
#define PINCTRL_MUXSEL2_BANK1_PIN04_OFFSET 8
#define PINCTRL_MUXSEL2_BANK1_PIN03_MASK (0x3 << 6)
#define PINCTRL_MUXSEL2_BANK1_PIN03_OFFSET 6
#define PINCTRL_MUXSEL2_BANK1_PIN02_MASK (0x3 << 4)
#define PINCTRL_MUXSEL2_BANK1_PIN02_OFFSET 4
#define PINCTRL_MUXSEL2_BANK1_PIN01_MASK (0x3 << 2)
#define PINCTRL_MUXSEL2_BANK1_PIN01_OFFSET 2
#define PINCTRL_MUXSEL2_BANK1_PIN00_MASK (0x3 << 0)
#define PINCTRL_MUXSEL2_BANK1_PIN00_OFFSET 0
#define PINCTRL_MUXSEL3_BANK1_PIN31_MASK (0x3 << 30)
#define PINCTRL_MUXSEL3_BANK1_PIN31_OFFSET 30
#define PINCTRL_MUXSEL3_BANK1_PIN30_MASK (0x3 << 28)
#define PINCTRL_MUXSEL3_BANK1_PIN30_OFFSET 28
#define PINCTRL_MUXSEL3_BANK1_PIN29_MASK (0x3 << 26)
#define PINCTRL_MUXSEL3_BANK1_PIN29_OFFSET 26
#define PINCTRL_MUXSEL3_BANK1_PIN28_MASK (0x3 << 24)
#define PINCTRL_MUXSEL3_BANK1_PIN28_OFFSET 24
#define PINCTRL_MUXSEL3_BANK1_PIN27_MASK (0x3 << 22)
#define PINCTRL_MUXSEL3_BANK1_PIN27_OFFSET 22
#define PINCTRL_MUXSEL3_BANK1_PIN26_MASK (0x3 << 20)
#define PINCTRL_MUXSEL3_BANK1_PIN26_OFFSET 20
#define PINCTRL_MUXSEL3_BANK1_PIN25_MASK (0x3 << 18)
#define PINCTRL_MUXSEL3_BANK1_PIN25_OFFSET 18
#define PINCTRL_MUXSEL3_BANK1_PIN24_MASK (0x3 << 16)
#define PINCTRL_MUXSEL3_BANK1_PIN24_OFFSET 16
#define PINCTRL_MUXSEL3_BANK1_PIN23_MASK (0x3 << 14)
#define PINCTRL_MUXSEL3_BANK1_PIN23_OFFSET 14
#define PINCTRL_MUXSEL3_BANK1_PIN22_MASK (0x3 << 12)
#define PINCTRL_MUXSEL3_BANK1_PIN22_OFFSET 12
#define PINCTRL_MUXSEL3_BANK1_PIN21_MASK (0x3 << 10)
#define PINCTRL_MUXSEL3_BANK1_PIN21_OFFSET 10
#define PINCTRL_MUXSEL3_BANK1_PIN20_MASK (0x3 << 8)
#define PINCTRL_MUXSEL3_BANK1_PIN20_OFFSET 8
#define PINCTRL_MUXSEL3_BANK1_PIN19_MASK (0x3 << 6)
#define PINCTRL_MUXSEL3_BANK1_PIN19_OFFSET 6
#define PINCTRL_MUXSEL3_BANK1_PIN18_MASK (0x3 << 4)
#define PINCTRL_MUXSEL3_BANK1_PIN18_OFFSET 4
#define PINCTRL_MUXSEL3_BANK1_PIN17_MASK (0x3 << 2)
#define PINCTRL_MUXSEL3_BANK1_PIN17_OFFSET 2
#define PINCTRL_MUXSEL3_BANK1_PIN16_MASK (0x3 << 0)
#define PINCTRL_MUXSEL3_BANK1_PIN16_OFFSET 0
#define PINCTRL_MUXSEL4_BANK2_PIN15_MASK (0x3 << 30)
#define PINCTRL_MUXSEL4_BANK2_PIN15_OFFSET 30
#define PINCTRL_MUXSEL4_BANK2_PIN14_MASK (0x3 << 28)
#define PINCTRL_MUXSEL4_BANK2_PIN14_OFFSET 28
#define PINCTRL_MUXSEL4_BANK2_PIN13_MASK (0x3 << 26)
#define PINCTRL_MUXSEL4_BANK2_PIN13_OFFSET 26
#define PINCTRL_MUXSEL4_BANK2_PIN12_MASK (0x3 << 24)
#define PINCTRL_MUXSEL4_BANK2_PIN12_OFFSET 24
#define PINCTRL_MUXSEL4_BANK2_PIN10_MASK (0x3 << 20)
#define PINCTRL_MUXSEL4_BANK2_PIN10_OFFSET 20
#define PINCTRL_MUXSEL4_BANK2_PIN09_MASK (0x3 << 18)
#define PINCTRL_MUXSEL4_BANK2_PIN09_OFFSET 18
#define PINCTRL_MUXSEL4_BANK2_PIN08_MASK (0x3 << 16)
#define PINCTRL_MUXSEL4_BANK2_PIN08_OFFSET 16
#define PINCTRL_MUXSEL4_BANK2_PIN07_MASK (0x3 << 14)
#define PINCTRL_MUXSEL4_BANK2_PIN07_OFFSET 14
#define PINCTRL_MUXSEL4_BANK2_PIN06_MASK (0x3 << 12)
#define PINCTRL_MUXSEL4_BANK2_PIN06_OFFSET 12
#define PINCTRL_MUXSEL4_BANK2_PIN05_MASK (0x3 << 10)
#define PINCTRL_MUXSEL4_BANK2_PIN05_OFFSET 10
#define PINCTRL_MUXSEL4_BANK2_PIN04_MASK (0x3 << 8)
#define PINCTRL_MUXSEL4_BANK2_PIN04_OFFSET 8
#define PINCTRL_MUXSEL4_BANK2_PIN03_MASK (0x3 << 6)
#define PINCTRL_MUXSEL4_BANK2_PIN03_OFFSET 6
#define PINCTRL_MUXSEL4_BANK2_PIN02_MASK (0x3 << 4)
#define PINCTRL_MUXSEL4_BANK2_PIN02_OFFSET 4
#define PINCTRL_MUXSEL4_BANK2_PIN01_MASK (0x3 << 2)
#define PINCTRL_MUXSEL4_BANK2_PIN01_OFFSET 2
#define PINCTRL_MUXSEL4_BANK2_PIN00_MASK (0x3 << 0)
#define PINCTRL_MUXSEL4_BANK2_PIN00_OFFSET 0
#define PINCTRL_MUXSEL5_BANK2_PIN27_MASK (0x3 << 22)
#define PINCTRL_MUXSEL5_BANK2_PIN27_OFFSET 22
#define PINCTRL_MUXSEL5_BANK2_PIN26_MASK (0x3 << 20)
#define PINCTRL_MUXSEL5_BANK2_PIN26_OFFSET 20
#define PINCTRL_MUXSEL5_BANK2_PIN25_MASK (0x3 << 18)
#define PINCTRL_MUXSEL5_BANK2_PIN25_OFFSET 18
#define PINCTRL_MUXSEL5_BANK2_PIN24_MASK (0x3 << 16)
#define PINCTRL_MUXSEL5_BANK2_PIN24_OFFSET 16
#define PINCTRL_MUXSEL5_BANK2_PIN21_MASK (0x3 << 10)
#define PINCTRL_MUXSEL5_BANK2_PIN21_OFFSET 10
#define PINCTRL_MUXSEL5_BANK2_PIN20_MASK (0x3 << 8)
#define PINCTRL_MUXSEL5_BANK2_PIN20_OFFSET 8
#define PINCTRL_MUXSEL5_BANK2_PIN19_MASK (0x3 << 6)
#define PINCTRL_MUXSEL5_BANK2_PIN19_OFFSET 6
#define PINCTRL_MUXSEL5_BANK2_PIN18_MASK (0x3 << 4)
#define PINCTRL_MUXSEL5_BANK2_PIN18_OFFSET 4
#define PINCTRL_MUXSEL5_BANK2_PIN17_MASK (0x3 << 2)
#define PINCTRL_MUXSEL5_BANK2_PIN17_OFFSET 2
#define PINCTRL_MUXSEL5_BANK2_PIN16_MASK (0x3 << 0)
#define PINCTRL_MUXSEL5_BANK2_PIN16_OFFSET 0
#define PINCTRL_MUXSEL6_BANK3_PIN15_MASK (0x3 << 30)
#define PINCTRL_MUXSEL6_BANK3_PIN15_OFFSET 30
#define PINCTRL_MUXSEL6_BANK3_PIN14_MASK (0x3 << 28)
#define PINCTRL_MUXSEL6_BANK3_PIN14_OFFSET 28
#define PINCTRL_MUXSEL6_BANK3_PIN13_MASK (0x3 << 26)
#define PINCTRL_MUXSEL6_BANK3_PIN13_OFFSET 26
#define PINCTRL_MUXSEL6_BANK3_PIN12_MASK (0x3 << 24)
#define PINCTRL_MUXSEL6_BANK3_PIN12_OFFSET 24
#define PINCTRL_MUXSEL6_BANK3_PIN11_MASK (0x3 << 22)
#define PINCTRL_MUXSEL6_BANK3_PIN11_OFFSET 22
#define PINCTRL_MUXSEL6_BANK3_PIN10_MASK (0x3 << 20)
#define PINCTRL_MUXSEL6_BANK3_PIN10_OFFSET 20
#define PINCTRL_MUXSEL6_BANK3_PIN09_MASK (0x3 << 18)
#define PINCTRL_MUXSEL6_BANK3_PIN09_OFFSET 18
#define PINCTRL_MUXSEL6_BANK3_PIN08_MASK (0x3 << 16)
#define PINCTRL_MUXSEL6_BANK3_PIN08_OFFSET 16
#define PINCTRL_MUXSEL6_BANK3_PIN07_MASK (0x3 << 14)
#define PINCTRL_MUXSEL6_BANK3_PIN07_OFFSET 14
#define PINCTRL_MUXSEL6_BANK3_PIN06_MASK (0x3 << 12)
#define PINCTRL_MUXSEL6_BANK3_PIN06_OFFSET 12
#define PINCTRL_MUXSEL6_BANK3_PIN05_MASK (0x3 << 10)
#define PINCTRL_MUXSEL6_BANK3_PIN05_OFFSET 10
#define PINCTRL_MUXSEL6_BANK3_PIN04_MASK (0x3 << 8)
#define PINCTRL_MUXSEL6_BANK3_PIN04_OFFSET 8
#define PINCTRL_MUXSEL6_BANK3_PIN03_MASK (0x3 << 6)
#define PINCTRL_MUXSEL6_BANK3_PIN03_OFFSET 6
#define PINCTRL_MUXSEL6_BANK3_PIN02_MASK (0x3 << 4)
#define PINCTRL_MUXSEL6_BANK3_PIN02_OFFSET 4
#define PINCTRL_MUXSEL6_BANK3_PIN01_MASK (0x3 << 2)
#define PINCTRL_MUXSEL6_BANK3_PIN01_OFFSET 2
#define PINCTRL_MUXSEL6_BANK3_PIN00_MASK (0x3 << 0)
#define PINCTRL_MUXSEL6_BANK3_PIN00_OFFSET 0
#define PINCTRL_MUXSEL7_BANK3_PIN30_MASK (0x3 << 28)
#define PINCTRL_MUXSEL7_BANK3_PIN30_OFFSET 28
#define PINCTRL_MUXSEL7_BANK3_PIN29_MASK (0x3 << 26)
#define PINCTRL_MUXSEL7_BANK3_PIN29_OFFSET 26
#define PINCTRL_MUXSEL7_BANK3_PIN28_MASK (0x3 << 24)
#define PINCTRL_MUXSEL7_BANK3_PIN28_OFFSET 24
#define PINCTRL_MUXSEL7_BANK3_PIN27_MASK (0x3 << 22)
#define PINCTRL_MUXSEL7_BANK3_PIN27_OFFSET 22
#define PINCTRL_MUXSEL7_BANK3_PIN26_MASK (0x3 << 20)
#define PINCTRL_MUXSEL7_BANK3_PIN26_OFFSET 20
#define PINCTRL_MUXSEL7_BANK3_PIN25_MASK (0x3 << 18)
#define PINCTRL_MUXSEL7_BANK3_PIN25_OFFSET 18
#define PINCTRL_MUXSEL7_BANK3_PIN24_MASK (0x3 << 16)
#define PINCTRL_MUXSEL7_BANK3_PIN24_OFFSET 16
#define PINCTRL_MUXSEL7_BANK3_PIN23_MASK (0x3 << 14)
#define PINCTRL_MUXSEL7_BANK3_PIN23_OFFSET 14
#define PINCTRL_MUXSEL7_BANK3_PIN22_MASK (0x3 << 12)
#define PINCTRL_MUXSEL7_BANK3_PIN22_OFFSET 12
#define PINCTRL_MUXSEL7_BANK3_PIN21_MASK (0x3 << 10)
#define PINCTRL_MUXSEL7_BANK3_PIN21_OFFSET 10
#define PINCTRL_MUXSEL7_BANK3_PIN20_MASK (0x3 << 8)
#define PINCTRL_MUXSEL7_BANK3_PIN20_OFFSET 8
#define PINCTRL_MUXSEL7_BANK3_PIN18_MASK (0x3 << 4)
#define PINCTRL_MUXSEL7_BANK3_PIN18_OFFSET 4
#define PINCTRL_MUXSEL7_BANK3_PIN17_MASK (0x3 << 2)
#define PINCTRL_MUXSEL7_BANK3_PIN17_OFFSET 2
#define PINCTRL_MUXSEL7_BANK3_PIN16_MASK (0x3 << 0)
#define PINCTRL_MUXSEL7_BANK3_PIN16_OFFSET 0
#define PINCTRL_MUXSEL8_BANK4_PIN15_MASK (0x3 << 30)
#define PINCTRL_MUXSEL8_BANK4_PIN15_OFFSET 30
#define PINCTRL_MUXSEL8_BANK4_PIN14_MASK (0x3 << 28)
#define PINCTRL_MUXSEL8_BANK4_PIN14_OFFSET 28
#define PINCTRL_MUXSEL8_BANK4_PIN13_MASK (0x3 << 26)
#define PINCTRL_MUXSEL8_BANK4_PIN13_OFFSET 26
#define PINCTRL_MUXSEL8_BANK4_PIN12_MASK (0x3 << 24)
#define PINCTRL_MUXSEL8_BANK4_PIN12_OFFSET 24
#define PINCTRL_MUXSEL8_BANK4_PIN11_MASK (0x3 << 22)
#define PINCTRL_MUXSEL8_BANK4_PIN11_OFFSET 22
#define PINCTRL_MUXSEL8_BANK4_PIN10_MASK (0x3 << 20)
#define PINCTRL_MUXSEL8_BANK4_PIN10_OFFSET 20
#define PINCTRL_MUXSEL8_BANK4_PIN09_MASK (0x3 << 18)
#define PINCTRL_MUXSEL8_BANK4_PIN09_OFFSET 18
#define PINCTRL_MUXSEL8_BANK4_PIN08_MASK (0x3 << 16)
#define PINCTRL_MUXSEL8_BANK4_PIN08_OFFSET 16
#define PINCTRL_MUXSEL8_BANK4_PIN07_MASK (0x3 << 14)
#define PINCTRL_MUXSEL8_BANK4_PIN07_OFFSET 14
#define PINCTRL_MUXSEL8_BANK4_PIN06_MASK (0x3 << 12)
#define PINCTRL_MUXSEL8_BANK4_PIN06_OFFSET 12
#define PINCTRL_MUXSEL8_BANK4_PIN05_MASK (0x3 << 10)
#define PINCTRL_MUXSEL8_BANK4_PIN05_OFFSET 10
#define PINCTRL_MUXSEL8_BANK4_PIN04_MASK (0x3 << 8)
#define PINCTRL_MUXSEL8_BANK4_PIN04_OFFSET 8
#define PINCTRL_MUXSEL8_BANK4_PIN03_MASK (0x3 << 6)
#define PINCTRL_MUXSEL8_BANK4_PIN03_OFFSET 6
#define PINCTRL_MUXSEL8_BANK4_PIN02_MASK (0x3 << 4)
#define PINCTRL_MUXSEL8_BANK4_PIN02_OFFSET 4
#define PINCTRL_MUXSEL8_BANK4_PIN01_MASK (0x3 << 2)
#define PINCTRL_MUXSEL8_BANK4_PIN01_OFFSET 2
#define PINCTRL_MUXSEL8_BANK4_PIN00_MASK (0x3 << 0)
#define PINCTRL_MUXSEL8_BANK4_PIN00_OFFSET 0
#define PINCTRL_MUXSEL9_BANK4_PIN20_MASK (0x3 << 8)
#define PINCTRL_MUXSEL9_BANK4_PIN20_OFFSET 8
#define PINCTRL_MUXSEL9_BANK4_PIN16_MASK (0x3 << 0)
#define PINCTRL_MUXSEL9_BANK4_PIN16_OFFSET 0
#define PINCTRL_MUXSEL10_BANK5_PIN15_MASK (0x3 << 30)
#define PINCTRL_MUXSEL10_BANK5_PIN15_OFFSET 30
#define PINCTRL_MUXSEL10_BANK5_PIN14_MASK (0x3 << 28)
#define PINCTRL_MUXSEL10_BANK5_PIN14_OFFSET 28
#define PINCTRL_MUXSEL10_BANK5_PIN13_MASK (0x3 << 26)
#define PINCTRL_MUXSEL10_BANK5_PIN13_OFFSET 26
#define PINCTRL_MUXSEL10_BANK5_PIN12_MASK (0x3 << 24)
#define PINCTRL_MUXSEL10_BANK5_PIN12_OFFSET 24
#define PINCTRL_MUXSEL10_BANK5_PIN11_MASK (0x3 << 22)
#define PINCTRL_MUXSEL10_BANK5_PIN11_OFFSET 22
#define PINCTRL_MUXSEL10_BANK5_PIN10_MASK (0x3 << 20)
#define PINCTRL_MUXSEL10_BANK5_PIN10_OFFSET 20
#define PINCTRL_MUXSEL10_BANK5_PIN09_MASK (0x3 << 18)
#define PINCTRL_MUXSEL10_BANK5_PIN09_OFFSET 18
#define PINCTRL_MUXSEL10_BANK5_PIN08_MASK (0x3 << 16)
#define PINCTRL_MUXSEL10_BANK5_PIN08_OFFSET 16
#define PINCTRL_MUXSEL10_BANK5_PIN07_MASK (0x3 << 14)
#define PINCTRL_MUXSEL10_BANK5_PIN07_OFFSET 14
#define PINCTRL_MUXSEL10_BANK5_PIN06_MASK (0x3 << 12)
#define PINCTRL_MUXSEL10_BANK5_PIN06_OFFSET 12
#define PINCTRL_MUXSEL10_BANK5_PIN05_MASK (0x3 << 10)
#define PINCTRL_MUXSEL10_BANK5_PIN05_OFFSET 10
#define PINCTRL_MUXSEL10_BANK5_PIN04_MASK (0x3 << 8)
#define PINCTRL_MUXSEL10_BANK5_PIN04_OFFSET 8
#define PINCTRL_MUXSEL10_BANK5_PIN03_MASK (0x3 << 6)
#define PINCTRL_MUXSEL10_BANK5_PIN03_OFFSET 6
#define PINCTRL_MUXSEL10_BANK5_PIN02_MASK (0x3 << 4)
#define PINCTRL_MUXSEL10_BANK5_PIN02_OFFSET 4
#define PINCTRL_MUXSEL10_BANK5_PIN01_MASK (0x3 << 2)
#define PINCTRL_MUXSEL10_BANK5_PIN01_OFFSET 2
#define PINCTRL_MUXSEL10_BANK5_PIN00_MASK (0x3 << 0)
#define PINCTRL_MUXSEL10_BANK5_PIN00_OFFSET 0
#define PINCTRL_MUXSEL11_BANK5_PIN26_MASK (0x3 << 20)
#define PINCTRL_MUXSEL11_BANK5_PIN26_OFFSET 20
#define PINCTRL_MUXSEL11_BANK5_PIN23_MASK (0x3 << 14)
#define PINCTRL_MUXSEL11_BANK5_PIN23_OFFSET 14
#define PINCTRL_MUXSEL11_BANK5_PIN22_MASK (0x3 << 12)
#define PINCTRL_MUXSEL11_BANK5_PIN22_OFFSET 12
#define PINCTRL_MUXSEL11_BANK5_PIN21_MASK (0x3 << 10)
#define PINCTRL_MUXSEL11_BANK5_PIN21_OFFSET 10
#define PINCTRL_MUXSEL11_BANK5_PIN20_MASK (0x3 << 8)
#define PINCTRL_MUXSEL11_BANK5_PIN20_OFFSET 8
#define PINCTRL_MUXSEL11_BANK5_PIN19_MASK (0x3 << 6)
#define PINCTRL_MUXSEL11_BANK5_PIN19_OFFSET 6
#define PINCTRL_MUXSEL11_BANK5_PIN18_MASK (0x3 << 4)
#define PINCTRL_MUXSEL11_BANK5_PIN18_OFFSET 4
#define PINCTRL_MUXSEL11_BANK5_PIN17_MASK (0x3 << 2)
#define PINCTRL_MUXSEL11_BANK5_PIN17_OFFSET 2
#define PINCTRL_MUXSEL11_BANK5_PIN16_MASK (0x3 << 0)
#define PINCTRL_MUXSEL11_BANK5_PIN16_OFFSET 0
#define PINCTRL_MUXSEL12_BANK6_PIN14_MASK (0x3 << 28)
#define PINCTRL_MUXSEL12_BANK6_PIN14_OFFSET 28
#define PINCTRL_MUXSEL12_BANK6_PIN13_MASK (0x3 << 26)
#define PINCTRL_MUXSEL12_BANK6_PIN13_OFFSET 26
#define PINCTRL_MUXSEL12_BANK6_PIN12_MASK (0x3 << 24)
#define PINCTRL_MUXSEL12_BANK6_PIN12_OFFSET 24
#define PINCTRL_MUXSEL12_BANK6_PIN11_MASK (0x3 << 22)
#define PINCTRL_MUXSEL12_BANK6_PIN11_OFFSET 22
#define PINCTRL_MUXSEL12_BANK6_PIN10_MASK (0x3 << 20)
#define PINCTRL_MUXSEL12_BANK6_PIN10_OFFSET 20
#define PINCTRL_MUXSEL12_BANK6_PIN09_MASK (0x3 << 18)
#define PINCTRL_MUXSEL12_BANK6_PIN09_OFFSET 18
#define PINCTRL_MUXSEL12_BANK6_PIN08_MASK (0x3 << 16)
#define PINCTRL_MUXSEL12_BANK6_PIN08_OFFSET 16
#define PINCTRL_MUXSEL12_BANK6_PIN07_MASK (0x3 << 14)
#define PINCTRL_MUXSEL12_BANK6_PIN07_OFFSET 14
#define PINCTRL_MUXSEL12_BANK6_PIN06_MASK (0x3 << 12)
#define PINCTRL_MUXSEL12_BANK6_PIN06_OFFSET 12
#define PINCTRL_MUXSEL12_BANK6_PIN05_MASK (0x3 << 10)
#define PINCTRL_MUXSEL12_BANK6_PIN05_OFFSET 10
#define PINCTRL_MUXSEL12_BANK6_PIN04_MASK (0x3 << 8)
#define PINCTRL_MUXSEL12_BANK6_PIN04_OFFSET 8
#define PINCTRL_MUXSEL12_BANK6_PIN03_MASK (0x3 << 6)
#define PINCTRL_MUXSEL12_BANK6_PIN03_OFFSET 6
#define PINCTRL_MUXSEL12_BANK6_PIN02_MASK (0x3 << 4)
#define PINCTRL_MUXSEL12_BANK6_PIN02_OFFSET 4
#define PINCTRL_MUXSEL12_BANK6_PIN01_MASK (0x3 << 2)
#define PINCTRL_MUXSEL12_BANK6_PIN01_OFFSET 2
#define PINCTRL_MUXSEL12_BANK6_PIN00_MASK (0x3 << 0)
#define PINCTRL_MUXSEL12_BANK6_PIN00_OFFSET 0
#define PINCTRL_MUXSEL13_BANK6_PIN24_MASK (0x3 << 16)
#define PINCTRL_MUXSEL13_BANK6_PIN24_OFFSET 16
#define PINCTRL_MUXSEL13_BANK6_PIN23_MASK (0x3 << 14)
#define PINCTRL_MUXSEL13_BANK6_PIN23_OFFSET 14
#define PINCTRL_MUXSEL13_BANK6_PIN22_MASK (0x3 << 12)
#define PINCTRL_MUXSEL13_BANK6_PIN22_OFFSET 12
#define PINCTRL_MUXSEL13_BANK6_PIN21_MASK (0x3 << 10)
#define PINCTRL_MUXSEL13_BANK6_PIN21_OFFSET 10
#define PINCTRL_MUXSEL13_BANK6_PIN20_MASK (0x3 << 8)
#define PINCTRL_MUXSEL13_BANK6_PIN20_OFFSET 8
#define PINCTRL_MUXSEL13_BANK6_PIN19_MASK (0x3 << 6)
#define PINCTRL_MUXSEL13_BANK6_PIN19_OFFSET 6
#define PINCTRL_MUXSEL13_BANK6_PIN18_MASK (0x3 << 4)
#define PINCTRL_MUXSEL13_BANK6_PIN18_OFFSET 4
#define PINCTRL_MUXSEL13_BANK6_PIN17_MASK (0x3 << 2)
#define PINCTRL_MUXSEL13_BANK6_PIN17_OFFSET 2
#define PINCTRL_MUXSEL13_BANK6_PIN16_MASK (0x3 << 0)
#define PINCTRL_MUXSEL13_BANK6_PIN16_OFFSET 0
#define PINCTRL_DRIVE0_BANK0_PIN07_V (1 << 30)
#define PINCTRL_DRIVE0_BANK0_PIN07_MA_MASK (0x3 << 28)
#define PINCTRL_DRIVE0_BANK0_PIN07_MA_OFFSET 28
#define PINCTRL_DRIVE0_BANK0_PIN06_V (1 << 26)
#define PINCTRL_DRIVE0_BANK0_PIN06_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE0_BANK0_PIN06_MA_OFFSET 24
#define PINCTRL_DRIVE0_BANK0_PIN05_V (1 << 22)
#define PINCTRL_DRIVE0_BANK0_PIN05_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE0_BANK0_PIN05_MA_OFFSET 20
#define PINCTRL_DRIVE0_BANK0_PIN04_V (1 << 18)
#define PINCTRL_DRIVE0_BANK0_PIN04_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE0_BANK0_PIN04_MA_OFFSET 16
#define PINCTRL_DRIVE0_BANK0_PIN03_V (1 << 14)
#define PINCTRL_DRIVE0_BANK0_PIN03_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE0_BANK0_PIN03_MA_OFFSET 12
#define PINCTRL_DRIVE0_BANK0_PIN02_V (1 << 10)
#define PINCTRL_DRIVE0_BANK0_PIN02_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE0_BANK0_PIN02_MA_OFFSET 8
#define PINCTRL_DRIVE0_BANK0_PIN01_V (1 << 6)
#define PINCTRL_DRIVE0_BANK0_PIN01_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE0_BANK0_PIN01_MA_OFFSET 4
#define PINCTRL_DRIVE0_BANK0_PIN00_V (1 << 2)
#define PINCTRL_DRIVE0_BANK0_PIN00_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE0_BANK0_PIN00_MA_OFFSET 0
#define PINCTRL_DRIVE2_BANK0_PIN23_V (1 << 30)
#define PINCTRL_DRIVE2_BANK0_PIN23_MA_MASK (0x3 << 28)
#define PINCTRL_DRIVE2_BANK0_PIN23_MA_OFFSET 28
#define PINCTRL_DRIVE2_BANK0_PIN22_V (1 << 26)
#define PINCTRL_DRIVE2_BANK0_PIN22_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE2_BANK0_PIN22_MA_OFFSET 24
#define PINCTRL_DRIVE2_BANK0_PIN21_V (1 << 22)
#define PINCTRL_DRIVE2_BANK0_PIN21_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE2_BANK0_PIN21_MA_OFFSET 20
#define PINCTRL_DRIVE2_BANK0_PIN20_V (1 << 18)
#define PINCTRL_DRIVE2_BANK0_PIN20_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE2_BANK0_PIN20_MA_OFFSET 16
#define PINCTRL_DRIVE2_BANK0_PIN19_V (1 << 14)
#define PINCTRL_DRIVE2_BANK0_PIN19_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE2_BANK0_PIN19_MA_OFFSET 12
#define PINCTRL_DRIVE2_BANK0_PIN18_V (1 << 10)
#define PINCTRL_DRIVE2_BANK0_PIN18_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE2_BANK0_PIN18_MA_OFFSET 8
#define PINCTRL_DRIVE2_BANK0_PIN17_V (1 << 6)
#define PINCTRL_DRIVE2_BANK0_PIN17_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE2_BANK0_PIN17_MA_OFFSET 4
#define PINCTRL_DRIVE2_BANK0_PIN16_V (1 << 2)
#define PINCTRL_DRIVE2_BANK0_PIN16_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE2_BANK0_PIN16_MA_OFFSET 0
#define PINCTRL_DRIVE3_BANK0_PIN28_V (1 << 18)
#define PINCTRL_DRIVE3_BANK0_PIN28_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE3_BANK0_PIN28_MA_OFFSET 16
#define PINCTRL_DRIVE3_BANK0_PIN27_V (1 << 14)
#define PINCTRL_DRIVE3_BANK0_PIN27_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE3_BANK0_PIN27_MA_OFFSET 12
#define PINCTRL_DRIVE3_BANK0_PIN26_V (1 << 10)
#define PINCTRL_DRIVE3_BANK0_PIN26_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE3_BANK0_PIN26_MA_OFFSET 8
#define PINCTRL_DRIVE3_BANK0_PIN25_V (1 << 6)
#define PINCTRL_DRIVE3_BANK0_PIN25_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE3_BANK0_PIN25_MA_OFFSET 4
#define PINCTRL_DRIVE3_BANK0_PIN24_V (1 << 2)
#define PINCTRL_DRIVE3_BANK0_PIN24_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE3_BANK0_PIN24_MA_OFFSET 0
#define PINCTRL_DRIVE4_BANK1_PIN07_V (1 << 30)
#define PINCTRL_DRIVE4_BANK1_PIN07_MA_MASK (0x3 << 28)
#define PINCTRL_DRIVE4_BANK1_PIN07_MA_OFFSET 28
#define PINCTRL_DRIVE4_BANK1_PIN06_V (1 << 26)
#define PINCTRL_DRIVE4_BANK1_PIN06_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE4_BANK1_PIN06_MA_OFFSET 24
#define PINCTRL_DRIVE4_BANK1_PIN05_V (1 << 22)
#define PINCTRL_DRIVE4_BANK1_PIN05_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE4_BANK1_PIN05_MA_OFFSET 20
#define PINCTRL_DRIVE4_BANK1_PIN04_V (1 << 18)
#define PINCTRL_DRIVE4_BANK1_PIN04_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE4_BANK1_PIN04_MA_OFFSET 16
#define PINCTRL_DRIVE4_BANK1_PIN03_V (1 << 14)
#define PINCTRL_DRIVE4_BANK1_PIN03_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE4_BANK1_PIN03_MA_OFFSET 12
#define PINCTRL_DRIVE4_BANK1_PIN02_V (1 << 10)
#define PINCTRL_DRIVE4_BANK1_PIN02_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE4_BANK1_PIN02_MA_OFFSET 8
#define PINCTRL_DRIVE4_BANK1_PIN01_V (1 << 6)
#define PINCTRL_DRIVE4_BANK1_PIN01_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE4_BANK1_PIN01_MA_OFFSET 4
#define PINCTRL_DRIVE4_BANK1_PIN00_V (1 << 2)
#define PINCTRL_DRIVE4_BANK1_PIN00_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE4_BANK1_PIN00_MA_OFFSET 0
#define PINCTRL_DRIVE5_BANK1_PIN15_V (1 << 30)
#define PINCTRL_DRIVE5_BANK1_PIN15_MA_MASK (0x3 << 28)
#define PINCTRL_DRIVE5_BANK1_PIN15_MA_OFFSET 28
#define PINCTRL_DRIVE5_BANK1_PIN14_V (1 << 26)
#define PINCTRL_DRIVE5_BANK1_PIN14_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE5_BANK1_PIN14_MA_OFFSET 24
#define PINCTRL_DRIVE5_BANK1_PIN13_V (1 << 22)
#define PINCTRL_DRIVE5_BANK1_PIN13_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE5_BANK1_PIN13_MA_OFFSET 20
#define PINCTRL_DRIVE5_BANK1_PIN12_V (1 << 18)
#define PINCTRL_DRIVE5_BANK1_PIN12_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE5_BANK1_PIN12_MA_OFFSET 16
#define PINCTRL_DRIVE5_BANK1_PIN11_V (1 << 14)
#define PINCTRL_DRIVE5_BANK1_PIN11_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE5_BANK1_PIN11_MA_OFFSET 12
#define PINCTRL_DRIVE5_BANK1_PIN10_V (1 << 10)
#define PINCTRL_DRIVE5_BANK1_PIN10_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE5_BANK1_PIN10_MA_OFFSET 8
#define PINCTRL_DRIVE5_BANK1_PIN09_V (1 << 6)
#define PINCTRL_DRIVE5_BANK1_PIN09_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE5_BANK1_PIN09_MA_OFFSET 4
#define PINCTRL_DRIVE5_BANK1_PIN08_V (1 << 2)
#define PINCTRL_DRIVE5_BANK1_PIN08_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE5_BANK1_PIN08_MA_OFFSET 0
#define PINCTRL_DRIVE6_BANK1_PIN23_V (1 << 30)
#define PINCTRL_DRIVE6_BANK1_PIN23_MA_MASK (0x3 << 28)
#define PINCTRL_DRIVE6_BANK1_PIN23_MA_OFFSET 28
#define PINCTRL_DRIVE6_BANK1_PIN22_V (1 << 26)
#define PINCTRL_DRIVE6_BANK1_PIN22_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE6_BANK1_PIN22_MA_OFFSET 24
#define PINCTRL_DRIVE6_BANK1_PIN21_V (1 << 22)
#define PINCTRL_DRIVE6_BANK1_PIN21_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE6_BANK1_PIN21_MA_OFFSET 20
#define PINCTRL_DRIVE6_BANK1_PIN20_V (1 << 18)
#define PINCTRL_DRIVE6_BANK1_PIN20_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE6_BANK1_PIN20_MA_OFFSET 16
#define PINCTRL_DRIVE6_BANK1_PIN19_V (1 << 14)
#define PINCTRL_DRIVE6_BANK1_PIN19_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE6_BANK1_PIN19_MA_OFFSET 12
#define PINCTRL_DRIVE6_BANK1_PIN18_V (1 << 10)
#define PINCTRL_DRIVE6_BANK1_PIN18_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE6_BANK1_PIN18_MA_OFFSET 8
#define PINCTRL_DRIVE6_BANK1_PIN17_V (1 << 6)
#define PINCTRL_DRIVE6_BANK1_PIN17_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE6_BANK1_PIN17_MA_OFFSET 4
#define PINCTRL_DRIVE6_BANK1_PIN16_V (1 << 2)
#define PINCTRL_DRIVE6_BANK1_PIN16_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE6_BANK1_PIN16_MA_OFFSET 0
#define PINCTRL_DRIVE7_BANK1_PIN31_V (1 << 30)
#define PINCTRL_DRIVE7_BANK1_PIN31_MA_MASK (0x3 << 28)
#define PINCTRL_DRIVE7_BANK1_PIN31_MA_OFFSET 28
#define PINCTRL_DRIVE7_BANK1_PIN30_V (1 << 26)
#define PINCTRL_DRIVE7_BANK1_PIN30_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE7_BANK1_PIN30_MA_OFFSET 24
#define PINCTRL_DRIVE7_BANK1_PIN29_V (1 << 22)
#define PINCTRL_DRIVE7_BANK1_PIN29_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE7_BANK1_PIN29_MA_OFFSET 20
#define PINCTRL_DRIVE7_BANK1_PIN28_V (1 << 18)
#define PINCTRL_DRIVE7_BANK1_PIN28_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE7_BANK1_PIN28_MA_OFFSET 16
#define PINCTRL_DRIVE7_BANK1_PIN27_V (1 << 14)
#define PINCTRL_DRIVE7_BANK1_PIN27_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE7_BANK1_PIN27_MA_OFFSET 12
#define PINCTRL_DRIVE7_BANK1_PIN26_V (1 << 10)
#define PINCTRL_DRIVE7_BANK1_PIN26_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE7_BANK1_PIN26_MA_OFFSET 8
#define PINCTRL_DRIVE7_BANK1_PIN25_V (1 << 6)
#define PINCTRL_DRIVE7_BANK1_PIN25_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE7_BANK1_PIN25_MA_OFFSET 4
#define PINCTRL_DRIVE7_BANK1_PIN24_V (1 << 2)
#define PINCTRL_DRIVE7_BANK1_PIN24_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE7_BANK1_PIN24_MA_OFFSET 0
#define PINCTRL_DRIVE8_BANK2_PIN07_V (1 << 30)
#define PINCTRL_DRIVE8_BANK2_PIN07_MA_MASK (0x3 << 28)
#define PINCTRL_DRIVE8_BANK2_PIN07_MA_OFFSET 28
#define PINCTRL_DRIVE8_BANK2_PIN06_V (1 << 26)
#define PINCTRL_DRIVE8_BANK2_PIN06_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE8_BANK2_PIN06_MA_OFFSET 24
#define PINCTRL_DRIVE8_BANK2_PIN05_V (1 << 22)
#define PINCTRL_DRIVE8_BANK2_PIN05_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE8_BANK2_PIN05_MA_OFFSET 20
#define PINCTRL_DRIVE8_BANK2_PIN04_V (1 << 18)
#define PINCTRL_DRIVE8_BANK2_PIN04_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE8_BANK2_PIN04_MA_OFFSET 16
#define PINCTRL_DRIVE8_BANK2_PIN03_V (1 << 14)
#define PINCTRL_DRIVE8_BANK2_PIN03_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE8_BANK2_PIN03_MA_OFFSET 12
#define PINCTRL_DRIVE8_BANK2_PIN02_V (1 << 10)
#define PINCTRL_DRIVE8_BANK2_PIN02_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE8_BANK2_PIN02_MA_OFFSET 8
#define PINCTRL_DRIVE8_BANK2_PIN01_V (1 << 6)
#define PINCTRL_DRIVE8_BANK2_PIN01_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE8_BANK2_PIN01_MA_OFFSET 4
#define PINCTRL_DRIVE8_BANK2_PIN00_V (1 << 2)
#define PINCTRL_DRIVE8_BANK2_PIN00_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE8_BANK2_PIN00_MA_OFFSET 0
#define PINCTRL_DRIVE9_BANK2_PIN15_V (1 << 30)
#define PINCTRL_DRIVE9_BANK2_PIN15_MA_MASK (0x3 << 28)
#define PINCTRL_DRIVE9_BANK2_PIN15_MA_OFFSET 28
#define PINCTRL_DRIVE9_BANK2_PIN14_V (1 << 26)
#define PINCTRL_DRIVE9_BANK2_PIN14_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE9_BANK2_PIN14_MA_OFFSET 24
#define PINCTRL_DRIVE9_BANK2_PIN13_V (1 << 22)
#define PINCTRL_DRIVE9_BANK2_PIN13_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE9_BANK2_PIN13_MA_OFFSET 20
#define PINCTRL_DRIVE9_BANK2_PIN12_V (1 << 18)
#define PINCTRL_DRIVE9_BANK2_PIN12_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE9_BANK2_PIN12_MA_OFFSET 16
#define PINCTRL_DRIVE9_BANK2_PIN10_V (1 << 10)
#define PINCTRL_DRIVE9_BANK2_PIN10_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE9_BANK2_PIN10_MA_OFFSET 8
#define PINCTRL_DRIVE9_BANK2_PIN09_V (1 << 6)
#define PINCTRL_DRIVE9_BANK2_PIN09_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE9_BANK2_PIN09_MA_OFFSET 4
#define PINCTRL_DRIVE9_BANK2_PIN08_V (1 << 2)
#define PINCTRL_DRIVE9_BANK2_PIN08_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE9_BANK2_PIN08_MA_OFFSET 0
#define PINCTRL_DRIVE10_BANK2_PIN21_V (1 << 22)
#define PINCTRL_DRIVE10_BANK2_PIN21_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE10_BANK2_PIN21_MA_OFFSET 20
#define PINCTRL_DRIVE10_BANK2_PIN20_V (1 << 18)
#define PINCTRL_DRIVE10_BANK2_PIN20_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE10_BANK2_PIN20_MA_OFFSET 16
#define PINCTRL_DRIVE10_BANK2_PIN19_V (1 << 14)
#define PINCTRL_DRIVE10_BANK2_PIN19_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE10_BANK2_PIN19_MA_OFFSET 12
#define PINCTRL_DRIVE10_BANK2_PIN18_V (1 << 10)
#define PINCTRL_DRIVE10_BANK2_PIN18_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE10_BANK2_PIN18_MA_OFFSET 8
#define PINCTRL_DRIVE10_BANK2_PIN17_V (1 << 6)
#define PINCTRL_DRIVE10_BANK2_PIN17_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE10_BANK2_PIN17_MA_OFFSET 4
#define PINCTRL_DRIVE10_BANK2_PIN16_V (1 << 2)
#define PINCTRL_DRIVE10_BANK2_PIN16_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE10_BANK2_PIN16_MA_OFFSET 0
#define PINCTRL_DRIVE11_BANK2_PIN27_V (1 << 14)
#define PINCTRL_DRIVE11_BANK2_PIN27_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE11_BANK2_PIN27_MA_OFFSET 12
#define PINCTRL_DRIVE11_BANK2_PIN26_V (1 << 10)
#define PINCTRL_DRIVE11_BANK2_PIN26_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE11_BANK2_PIN26_MA_OFFSET 8
#define PINCTRL_DRIVE11_BANK2_PIN25_V (1 << 6)
#define PINCTRL_DRIVE11_BANK2_PIN25_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE11_BANK2_PIN25_MA_OFFSET 4
#define PINCTRL_DRIVE11_BANK2_PIN24_V (1 << 2)
#define PINCTRL_DRIVE11_BANK2_PIN24_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE11_BANK2_PIN24_MA_OFFSET 0
#define PINCTRL_DRIVE12_BANK3_PIN07_V (1 << 30)
#define PINCTRL_DRIVE12_BANK3_PIN07_MA_MASK (0x3 << 28)
#define PINCTRL_DRIVE12_BANK3_PIN07_MA_OFFSET 28
#define PINCTRL_DRIVE12_BANK3_PIN06_V (1 << 26)
#define PINCTRL_DRIVE12_BANK3_PIN06_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE12_BANK3_PIN06_MA_OFFSET 24
#define PINCTRL_DRIVE12_BANK3_PIN05_V (1 << 22)
#define PINCTRL_DRIVE12_BANK3_PIN05_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE12_BANK3_PIN05_MA_OFFSET 20
#define PINCTRL_DRIVE12_BANK3_PIN04_V (1 << 18)
#define PINCTRL_DRIVE12_BANK3_PIN04_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE12_BANK3_PIN04_MA_OFFSET 16
#define PINCTRL_DRIVE12_BANK3_PIN03_V (1 << 14)
#define PINCTRL_DRIVE12_BANK3_PIN03_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE12_BANK3_PIN03_MA_OFFSET 12
#define PINCTRL_DRIVE12_BANK3_PIN02_V (1 << 10)
#define PINCTRL_DRIVE12_BANK3_PIN02_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE12_BANK3_PIN02_MA_OFFSET 8
#define PINCTRL_DRIVE12_BANK3_PIN01_V (1 << 6)
#define PINCTRL_DRIVE12_BANK3_PIN01_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE12_BANK3_PIN01_MA_OFFSET 4
#define PINCTRL_DRIVE12_BANK3_PIN00_V (1 << 2)
#define PINCTRL_DRIVE12_BANK3_PIN00_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE12_BANK3_PIN00_MA_OFFSET 0
#define PINCTRL_DRIVE13_BANK3_PIN15_V (1 << 30)
#define PINCTRL_DRIVE13_BANK3_PIN15_MA_MASK (0x3 << 28)
#define PINCTRL_DRIVE13_BANK3_PIN15_MA_OFFSET 28
#define PINCTRL_DRIVE13_BANK3_PIN14_V (1 << 26)
#define PINCTRL_DRIVE13_BANK3_PIN14_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE13_BANK3_PIN14_MA_OFFSET 24
#define PINCTRL_DRIVE13_BANK3_PIN13_V (1 << 22)
#define PINCTRL_DRIVE13_BANK3_PIN13_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE13_BANK3_PIN13_MA_OFFSET 20
#define PINCTRL_DRIVE13_BANK3_PIN12_V (1 << 18)
#define PINCTRL_DRIVE13_BANK3_PIN12_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE13_BANK3_PIN12_MA_OFFSET 16
#define PINCTRL_DRIVE13_BANK3_PIN11_V (1 << 14)
#define PINCTRL_DRIVE13_BANK3_PIN11_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE13_BANK3_PIN11_MA_OFFSET 12
#define PINCTRL_DRIVE13_BANK3_PIN10_V (1 << 10)
#define PINCTRL_DRIVE13_BANK3_PIN10_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE13_BANK3_PIN10_MA_OFFSET 8
#define PINCTRL_DRIVE13_BANK3_PIN09_V (1 << 6)
#define PINCTRL_DRIVE13_BANK3_PIN09_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE13_BANK3_PIN09_MA_OFFSET 4
#define PINCTRL_DRIVE13_BANK3_PIN08_V (1 << 2)
#define PINCTRL_DRIVE13_BANK3_PIN08_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE13_BANK3_PIN08_MA_OFFSET 0
#define PINCTRL_DRIVE14_BANK3_PIN23_V (1 << 30)
#define PINCTRL_DRIVE14_BANK3_PIN23_MA_MASK (0x3 << 28)
#define PINCTRL_DRIVE14_BANK3_PIN23_MA_OFFSET 28
#define PINCTRL_DRIVE14_BANK3_PIN22_V (1 << 26)
#define PINCTRL_DRIVE14_BANK3_PIN22_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE14_BANK3_PIN22_MA_OFFSET 24
#define PINCTRL_DRIVE14_BANK3_PIN21_V (1 << 22)
#define PINCTRL_DRIVE14_BANK3_PIN21_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE14_BANK3_PIN21_MA_OFFSET 20
#define PINCTRL_DRIVE14_BANK3_PIN20_V (1 << 18)
#define PINCTRL_DRIVE14_BANK3_PIN20_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE14_BANK3_PIN20_MA_OFFSET 16
#define PINCTRL_DRIVE14_BANK3_PIN18_V (1 << 10)
#define PINCTRL_DRIVE14_BANK3_PIN18_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE14_BANK3_PIN18_MA_OFFSET 8
#define PINCTRL_DRIVE14_BANK3_PIN17_V (1 << 6)
#define PINCTRL_DRIVE14_BANK3_PIN17_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE14_BANK3_PIN17_MA_OFFSET 4
#define PINCTRL_DRIVE14_BANK3_PIN16_V (1 << 2)
#define PINCTRL_DRIVE14_BANK3_PIN16_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE14_BANK3_PIN16_MA_OFFSET 0
#define PINCTRL_DRIVE15_BANK3_PIN30_V (1 << 26)
#define PINCTRL_DRIVE15_BANK3_PIN30_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE15_BANK3_PIN30_MA_OFFSET 24
#define PINCTRL_DRIVE15_BANK3_PIN29_V (1 << 22)
#define PINCTRL_DRIVE15_BANK3_PIN29_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE15_BANK3_PIN29_MA_OFFSET 20
#define PINCTRL_DRIVE15_BANK3_PIN28_V (1 << 18)
#define PINCTRL_DRIVE15_BANK3_PIN28_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE15_BANK3_PIN28_MA_OFFSET 16
#define PINCTRL_DRIVE15_BANK3_PIN27_V (1 << 14)
#define PINCTRL_DRIVE15_BANK3_PIN27_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE15_BANK3_PIN27_MA_OFFSET 12
#define PINCTRL_DRIVE15_BANK3_PIN26_V (1 << 10)
#define PINCTRL_DRIVE15_BANK3_PIN26_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE15_BANK3_PIN26_MA_OFFSET 8
#define PINCTRL_DRIVE15_BANK3_PIN25_V (1 << 6)
#define PINCTRL_DRIVE15_BANK3_PIN25_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE15_BANK3_PIN25_MA_OFFSET 4
#define PINCTRL_DRIVE15_BANK3_PIN24_V (1 << 2)
#define PINCTRL_DRIVE15_BANK3_PIN24_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE15_BANK3_PIN24_MA_OFFSET 0
#define PINCTRL_DRIVE16_BANK4_PIN07_V (1 << 30)
#define PINCTRL_DRIVE16_BANK4_PIN07_MA_MASK (0x3 << 28)
#define PINCTRL_DRIVE16_BANK4_PIN07_MA_OFFSET 28
#define PINCTRL_DRIVE16_BANK4_PIN06_V (1 << 26)
#define PINCTRL_DRIVE16_BANK4_PIN06_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE16_BANK4_PIN06_MA_OFFSET 24
#define PINCTRL_DRIVE16_BANK4_PIN05_V (1 << 22)
#define PINCTRL_DRIVE16_BANK4_PIN05_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE16_BANK4_PIN05_MA_OFFSET 20
#define PINCTRL_DRIVE16_BANK4_PIN04_V (1 << 18)
#define PINCTRL_DRIVE16_BANK4_PIN04_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE16_BANK4_PIN04_MA_OFFSET 16
#define PINCTRL_DRIVE16_BANK4_PIN03_V (1 << 14)
#define PINCTRL_DRIVE16_BANK4_PIN03_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE16_BANK4_PIN03_MA_OFFSET 12
#define PINCTRL_DRIVE16_BANK4_PIN02_V (1 << 10)
#define PINCTRL_DRIVE16_BANK4_PIN02_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE16_BANK4_PIN02_MA_OFFSET 8
#define PINCTRL_DRIVE16_BANK4_PIN01_V (1 << 6)
#define PINCTRL_DRIVE16_BANK4_PIN01_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE16_BANK4_PIN01_MA_OFFSET 4
#define PINCTRL_DRIVE16_BANK4_PIN00_V (1 << 2)
#define PINCTRL_DRIVE16_BANK4_PIN00_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE16_BANK4_PIN00_MA_OFFSET 0
#define PINCTRL_DRIVE17_BANK4_PIN15_V (1 << 30)
#define PINCTRL_DRIVE17_BANK4_PIN15_MA_MASK (0x3 << 28)
#define PINCTRL_DRIVE17_BANK4_PIN15_MA_OFFSET 28
#define PINCTRL_DRIVE17_BANK4_PIN14_V (1 << 26)
#define PINCTRL_DRIVE17_BANK4_PIN14_MA_MASK (0x3 << 24)
#define PINCTRL_DRIVE17_BANK4_PIN14_MA_OFFSET 24
#define PINCTRL_DRIVE17_BANK4_PIN13_V (1 << 22)
#define PINCTRL_DRIVE17_BANK4_PIN13_MA_MASK (0x3 << 20)
#define PINCTRL_DRIVE17_BANK4_PIN13_MA_OFFSET 20
#define PINCTRL_DRIVE17_BANK4_PIN12_V (1 << 18)
#define PINCTRL_DRIVE17_BANK4_PIN12_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE17_BANK4_PIN12_MA_OFFSET 16
#define PINCTRL_DRIVE17_BANK4_PIN11_V (1 << 14)
#define PINCTRL_DRIVE17_BANK4_PIN11_MA_MASK (0x3 << 12)
#define PINCTRL_DRIVE17_BANK4_PIN11_MA_OFFSET 12
#define PINCTRL_DRIVE17_BANK4_PIN10_V (1 << 10)
#define PINCTRL_DRIVE17_BANK4_PIN10_MA_MASK (0x3 << 8)
#define PINCTRL_DRIVE17_BANK4_PIN10_MA_OFFSET 8
#define PINCTRL_DRIVE17_BANK4_PIN09_V (1 << 6)
#define PINCTRL_DRIVE17_BANK4_PIN09_MA_MASK (0x3 << 4)
#define PINCTRL_DRIVE17_BANK4_PIN09_MA_OFFSET 4
#define PINCTRL_DRIVE17_BANK4_PIN08_V (1 << 2)
#define PINCTRL_DRIVE17_BANK4_PIN08_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE17_BANK4_PIN08_MA_OFFSET 0
#define PINCTRL_DRIVE18_BANK4_PIN20_V (1 << 18)
#define PINCTRL_DRIVE18_BANK4_PIN20_MA_MASK (0x3 << 16)
#define PINCTRL_DRIVE18_BANK4_PIN20_MA_OFFSET 16
#define PINCTRL_DRIVE18_BANK4_PIN16_V (1 << 2)
#define PINCTRL_DRIVE18_BANK4_PIN16_MA_MASK (0x3 << 0)
#define PINCTRL_DRIVE18_BANK4_PIN16_MA_OFFSET 0
#define PINCTRL_PULL0_BANK0_PIN28 (1 << 28)
#define PINCTRL_PULL0_BANK0_PIN27 (1 << 27)
#define PINCTRL_PULL0_BANK0_PIN26 (1 << 26)
#define PINCTRL_PULL0_BANK0_PIN25 (1 << 25)
#define PINCTRL_PULL0_BANK0_PIN24 (1 << 24)
#define PINCTRL_PULL0_BANK0_PIN23 (1 << 23)
#define PINCTRL_PULL0_BANK0_PIN22 (1 << 22)
#define PINCTRL_PULL0_BANK0_PIN21 (1 << 21)
#define PINCTRL_PULL0_BANK0_PIN20 (1 << 20)
#define PINCTRL_PULL0_BANK0_PIN19 (1 << 19)
#define PINCTRL_PULL0_BANK0_PIN18 (1 << 18)
#define PINCTRL_PULL0_BANK0_PIN17 (1 << 17)
#define PINCTRL_PULL0_BANK0_PIN16 (1 << 16)
#define PINCTRL_PULL0_BANK0_PIN07 (1 << 7)
#define PINCTRL_PULL0_BANK0_PIN06 (1 << 6)
#define PINCTRL_PULL0_BANK0_PIN05 (1 << 5)
#define PINCTRL_PULL0_BANK0_PIN04 (1 << 4)
#define PINCTRL_PULL0_BANK0_PIN03 (1 << 3)
#define PINCTRL_PULL0_BANK0_PIN02 (1 << 2)
#define PINCTRL_PULL0_BANK0_PIN01 (1 << 1)
#define PINCTRL_PULL0_BANK0_PIN00 (1 << 0)
#define PINCTRL_PULL1_BANK1_PIN31 (1 << 31)
#define PINCTRL_PULL1_BANK1_PIN30 (1 << 30)
#define PINCTRL_PULL1_BANK1_PIN29 (1 << 29)
#define PINCTRL_PULL1_BANK1_PIN28 (1 << 28)
#define PINCTRL_PULL1_BANK1_PIN27 (1 << 27)
#define PINCTRL_PULL1_BANK1_PIN26 (1 << 26)
#define PINCTRL_PULL1_BANK1_PIN25 (1 << 25)
#define PINCTRL_PULL1_BANK1_PIN24 (1 << 24)
#define PINCTRL_PULL1_BANK1_PIN23 (1 << 23)
#define PINCTRL_PULL1_BANK1_PIN22 (1 << 22)
#define PINCTRL_PULL1_BANK1_PIN21 (1 << 21)
#define PINCTRL_PULL1_BANK1_PIN20 (1 << 20)
#define PINCTRL_PULL1_BANK1_PIN19 (1 << 19)
#define PINCTRL_PULL1_BANK1_PIN18 (1 << 18)
#define PINCTRL_PULL1_BANK1_PIN17 (1 << 17)
#define PINCTRL_PULL1_BANK1_PIN16 (1 << 16)
#define PINCTRL_PULL1_BANK1_PIN15 (1 << 15)
#define PINCTRL_PULL1_BANK1_PIN14 (1 << 14)
#define PINCTRL_PULL1_BANK1_PIN13 (1 << 13)
#define PINCTRL_PULL1_BANK1_PIN12 (1 << 12)
#define PINCTRL_PULL1_BANK1_PIN11 (1 << 11)
#define PINCTRL_PULL1_BANK1_PIN10 (1 << 10)
#define PINCTRL_PULL1_BANK1_PIN09 (1 << 9)
#define PINCTRL_PULL1_BANK1_PIN08 (1 << 8)
#define PINCTRL_PULL1_BANK1_PIN07 (1 << 7)
#define PINCTRL_PULL1_BANK1_PIN06 (1 << 6)
#define PINCTRL_PULL1_BANK1_PIN05 (1 << 5)
#define PINCTRL_PULL1_BANK1_PIN04 (1 << 4)
#define PINCTRL_PULL1_BANK1_PIN03 (1 << 3)
#define PINCTRL_PULL1_BANK1_PIN02 (1 << 2)
#define PINCTRL_PULL1_BANK1_PIN01 (1 << 1)
#define PINCTRL_PULL1_BANK1_PIN00 (1 << 0)
#define PINCTRL_PULL2_BANK2_PIN27 (1 << 27)
#define PINCTRL_PULL2_BANK2_PIN26 (1 << 26)
#define PINCTRL_PULL2_BANK2_PIN25 (1 << 25)
#define PINCTRL_PULL2_BANK2_PIN24 (1 << 24)
#define PINCTRL_PULL2_BANK2_PIN21 (1 << 21)
#define PINCTRL_PULL2_BANK2_PIN20 (1 << 20)
#define PINCTRL_PULL2_BANK2_PIN19 (1 << 19)
#define PINCTRL_PULL2_BANK2_PIN18 (1 << 18)
#define PINCTRL_PULL2_BANK2_PIN17 (1 << 17)
#define PINCTRL_PULL2_BANK2_PIN16 (1 << 16)
#define PINCTRL_PULL2_BANK2_PIN15 (1 << 15)
#define PINCTRL_PULL2_BANK2_PIN14 (1 << 14)
#define PINCTRL_PULL2_BANK2_PIN13 (1 << 13)
#define PINCTRL_PULL2_BANK2_PIN12 (1 << 12)
#define PINCTRL_PULL2_BANK2_PIN10 (1 << 10)
#define PINCTRL_PULL2_BANK2_PIN09 (1 << 9)
#define PINCTRL_PULL2_BANK2_PIN08 (1 << 8)
#define PINCTRL_PULL2_BANK2_PIN07 (1 << 7)
#define PINCTRL_PULL2_BANK2_PIN06 (1 << 6)
#define PINCTRL_PULL2_BANK2_PIN05 (1 << 5)
#define PINCTRL_PULL2_BANK2_PIN04 (1 << 4)
#define PINCTRL_PULL2_BANK2_PIN03 (1 << 3)
#define PINCTRL_PULL2_BANK2_PIN02 (1 << 2)
#define PINCTRL_PULL2_BANK2_PIN01 (1 << 1)
#define PINCTRL_PULL2_BANK2_PIN00 (1 << 0)
#define PINCTRL_PULL3_BANK3_PIN30 (1 << 30)
#define PINCTRL_PULL3_BANK3_PIN29 (1 << 29)
#define PINCTRL_PULL3_BANK3_PIN28 (1 << 28)
#define PINCTRL_PULL3_BANK3_PIN27 (1 << 27)
#define PINCTRL_PULL3_BANK3_PIN26 (1 << 26)
#define PINCTRL_PULL3_BANK3_PIN25 (1 << 25)
#define PINCTRL_PULL3_BANK3_PIN24 (1 << 24)
#define PINCTRL_PULL3_BANK3_PIN23 (1 << 23)
#define PINCTRL_PULL3_BANK3_PIN22 (1 << 22)
#define PINCTRL_PULL3_BANK3_PIN21 (1 << 21)
#define PINCTRL_PULL3_BANK3_PIN20 (1 << 20)
#define PINCTRL_PULL3_BANK3_PIN18 (1 << 18)
#define PINCTRL_PULL3_BANK3_PIN17 (1 << 17)
#define PINCTRL_PULL3_BANK3_PIN16 (1 << 16)
#define PINCTRL_PULL3_BANK3_PIN15 (1 << 15)
#define PINCTRL_PULL3_BANK3_PIN14 (1 << 14)
#define PINCTRL_PULL3_BANK3_PIN13 (1 << 13)
#define PINCTRL_PULL3_BANK3_PIN12 (1 << 12)
#define PINCTRL_PULL3_BANK3_PIN11 (1 << 11)
#define PINCTRL_PULL3_BANK3_PIN10 (1 << 10)
#define PINCTRL_PULL3_BANK3_PIN09 (1 << 9)
#define PINCTRL_PULL3_BANK3_PIN08 (1 << 8)
#define PINCTRL_PULL3_BANK3_PIN07 (1 << 7)
#define PINCTRL_PULL3_BANK3_PIN06 (1 << 6)
#define PINCTRL_PULL3_BANK3_PIN05 (1 << 5)
#define PINCTRL_PULL3_BANK3_PIN04 (1 << 4)
#define PINCTRL_PULL3_BANK3_PIN03 (1 << 3)
#define PINCTRL_PULL3_BANK3_PIN02 (1 << 2)
#define PINCTRL_PULL3_BANK3_PIN01 (1 << 1)
#define PINCTRL_PULL3_BANK3_PIN00 (1 << 0)
#define PINCTRL_PULL4_BANK4_PIN20 (1 << 20)
#define PINCTRL_PULL4_BANK4_PIN16 (1 << 16)
#define PINCTRL_PULL4_BANK4_PIN15 (1 << 15)
#define PINCTRL_PULL4_BANK4_PIN14 (1 << 14)
#define PINCTRL_PULL4_BANK4_PIN13 (1 << 13)
#define PINCTRL_PULL4_BANK4_PIN12 (1 << 12)
#define PINCTRL_PULL4_BANK4_PIN11 (1 << 11)
#define PINCTRL_PULL4_BANK4_PIN10 (1 << 10)
#define PINCTRL_PULL4_BANK4_PIN09 (1 << 9)
#define PINCTRL_PULL4_BANK4_PIN08 (1 << 8)
#define PINCTRL_PULL4_BANK4_PIN07 (1 << 7)
#define PINCTRL_PULL4_BANK4_PIN06 (1 << 6)
#define PINCTRL_PULL4_BANK4_PIN05 (1 << 5)
#define PINCTRL_PULL4_BANK4_PIN04 (1 << 4)
#define PINCTRL_PULL4_BANK4_PIN03 (1 << 3)
#define PINCTRL_PULL4_BANK4_PIN02 (1 << 2)
#define PINCTRL_PULL4_BANK4_PIN01 (1 << 1)
#define PINCTRL_PULL4_BANK4_PIN00 (1 << 0)
#define PINCTRL_PULL5_BANK5_PIN26 (1 << 26)
#define PINCTRL_PULL5_BANK5_PIN23 (1 << 23)
#define PINCTRL_PULL5_BANK5_PIN22 (1 << 22)
#define PINCTRL_PULL5_BANK5_PIN21 (1 << 21)
#define PINCTRL_PULL5_BANK5_PIN20 (1 << 20)
#define PINCTRL_PULL5_BANK5_PIN19 (1 << 19)
#define PINCTRL_PULL5_BANK5_PIN18 (1 << 18)
#define PINCTRL_PULL5_BANK5_PIN17 (1 << 17)
#define PINCTRL_PULL5_BANK5_PIN16 (1 << 16)
#define PINCTRL_PULL5_BANK5_PIN15 (1 << 15)
#define PINCTRL_PULL5_BANK5_PIN14 (1 << 14)
#define PINCTRL_PULL5_BANK5_PIN13 (1 << 13)
#define PINCTRL_PULL5_BANK5_PIN12 (1 << 12)
#define PINCTRL_PULL5_BANK5_PIN11 (1 << 11)
#define PINCTRL_PULL5_BANK5_PIN10 (1 << 10)
#define PINCTRL_PULL5_BANK5_PIN09 (1 << 9)
#define PINCTRL_PULL5_BANK5_PIN08 (1 << 8)
#define PINCTRL_PULL5_BANK5_PIN07 (1 << 7)
#define PINCTRL_PULL5_BANK5_PIN06 (1 << 6)
#define PINCTRL_PULL5_BANK5_PIN05 (1 << 5)
#define PINCTRL_PULL5_BANK5_PIN04 (1 << 4)
#define PINCTRL_PULL5_BANK5_PIN03 (1 << 3)
#define PINCTRL_PULL5_BANK5_PIN02 (1 << 2)
#define PINCTRL_PULL5_BANK5_PIN01 (1 << 1)
#define PINCTRL_PULL5_BANK5_PIN00 (1 << 0)
#define PINCTRL_PULL6_BANK6_PIN24 (1 << 24)
#define PINCTRL_PULL6_BANK6_PIN23 (1 << 23)
#define PINCTRL_PULL6_BANK6_PIN22 (1 << 22)
#define PINCTRL_PULL6_BANK6_PIN21 (1 << 21)
#define PINCTRL_PULL6_BANK6_PIN20 (1 << 20)
#define PINCTRL_PULL6_BANK6_PIN19 (1 << 19)
#define PINCTRL_PULL6_BANK6_PIN18 (1 << 18)
#define PINCTRL_PULL6_BANK6_PIN17 (1 << 17)
#define PINCTRL_PULL6_BANK6_PIN16 (1 << 16)
#define PINCTRL_PULL6_BANK6_PIN14 (1 << 14)
#define PINCTRL_PULL6_BANK6_PIN13 (1 << 13)
#define PINCTRL_PULL6_BANK6_PIN12 (1 << 12)
#define PINCTRL_PULL6_BANK6_PIN11 (1 << 11)
#define PINCTRL_PULL6_BANK6_PIN10 (1 << 10)
#define PINCTRL_PULL6_BANK6_PIN09 (1 << 9)
#define PINCTRL_PULL6_BANK6_PIN08 (1 << 8)
#define PINCTRL_PULL6_BANK6_PIN07 (1 << 7)
#define PINCTRL_PULL6_BANK6_PIN06 (1 << 6)
#define PINCTRL_PULL6_BANK6_PIN05 (1 << 5)
#define PINCTRL_PULL6_BANK6_PIN04 (1 << 4)
#define PINCTRL_PULL6_BANK6_PIN03 (1 << 3)
#define PINCTRL_PULL6_BANK6_PIN02 (1 << 2)
#define PINCTRL_PULL6_BANK6_PIN01 (1 << 1)
#define PINCTRL_PULL6_BANK6_PIN00 (1 << 0)
#define PINCTRL_DOUT0_DOUT_MASK 0x1fffffff
#define PINCTRL_DOUT0_DOUT_OFFSET 0
#define PINCTRL_DOUT1_DOUT_MASK 0xffffffff
#define PINCTRL_DOUT1_DOUT_OFFSET 0
#define PINCTRL_DOUT2_DOUT_MASK 0xfffffff
#define PINCTRL_DOUT2_DOUT_OFFSET 0
#define PINCTRL_DOUT3_DOUT_MASK 0x7fffffff
#define PINCTRL_DOUT3_DOUT_OFFSET 0
#define PINCTRL_DOUT4_DOUT_MASK 0x1fffff
#define PINCTRL_DOUT4_DOUT_OFFSET 0
#define PINCTRL_DIN0_DIN_MASK 0x1fffffff
#define PINCTRL_DIN0_DIN_OFFSET 0
#define PINCTRL_DIN1_DIN_MASK 0xffffffff
#define PINCTRL_DIN1_DIN_OFFSET 0
#define PINCTRL_DIN2_DIN_MASK 0xfffffff
#define PINCTRL_DIN2_DIN_OFFSET 0
#define PINCTRL_DIN3_DIN_MASK 0x7fffffff
#define PINCTRL_DIN3_DIN_OFFSET 0
#define PINCTRL_DIN4_DIN_MASK 0x1fffff
#define PINCTRL_DIN4_DIN_OFFSET 0
#define PINCTRL_DOE0_DOE_MASK 0x1fffffff
#define PINCTRL_DOE0_DOE_OFFSET 0
#define PINCTRL_DOE1_DOE_MASK 0xffffffff
#define PINCTRL_DOE1_DOE_OFFSET 0
#define PINCTRL_DOE2_DOE_MASK 0xfffffff
#define PINCTRL_DOE2_DOE_OFFSET 0
#define PINCTRL_DOE3_DOE_MASK 0x7fffffff
#define PINCTRL_DOE3_DOE_OFFSET 0
#define PINCTRL_DOE4_DOE_MASK 0x1fffff
#define PINCTRL_DOE4_DOE_OFFSET 0
#define PINCTRL_PIN2IRQ0_PIN2IRQ_MASK 0x1fffffff
#define PINCTRL_PIN2IRQ0_PIN2IRQ_OFFSET 0
#define PINCTRL_PIN2IRQ1_PIN2IRQ_MASK 0xffffffff
#define PINCTRL_PIN2IRQ1_PIN2IRQ_OFFSET 0
#define PINCTRL_PIN2IRQ2_PIN2IRQ_MASK 0xfffffff
#define PINCTRL_PIN2IRQ2_PIN2IRQ_OFFSET 0
#define PINCTRL_PIN2IRQ3_PIN2IRQ_MASK 0x7fffffff
#define PINCTRL_PIN2IRQ3_PIN2IRQ_OFFSET 0
#define PINCTRL_PIN2IRQ4_PIN2IRQ_MASK 0x1fffff
#define PINCTRL_PIN2IRQ4_PIN2IRQ_OFFSET 0
#define PINCTRL_IRQEN0_IRQEN_MASK 0x1fffffff
#define PINCTRL_IRQEN0_IRQEN_OFFSET 0
#define PINCTRL_IRQEN1_IRQEN_MASK 0xffffffff
#define PINCTRL_IRQEN1_IRQEN_OFFSET 0
#define PINCTRL_IRQEN2_IRQEN_MASK 0xfffffff
#define PINCTRL_IRQEN2_IRQEN_OFFSET 0
#define PINCTRL_IRQEN3_IRQEN_MASK 0x7fffffff
#define PINCTRL_IRQEN3_IRQEN_OFFSET 0
#define PINCTRL_IRQEN4_IRQEN_MASK 0x1fffff
#define PINCTRL_IRQEN4_IRQEN_OFFSET 0
#define PINCTRL_IRQLEVEL0_IRQLEVEL_MASK 0x1fffffff
#define PINCTRL_IRQLEVEL0_IRQLEVEL_OFFSET 0
#define PINCTRL_IRQLEVEL1_IRQLEVEL_MASK 0xffffffff
#define PINCTRL_IRQLEVEL1_IRQLEVEL_OFFSET 0
#define PINCTRL_IRQLEVEL2_IRQLEVEL_MASK 0xfffffff
#define PINCTRL_IRQLEVEL2_IRQLEVEL_OFFSET 0
#define PINCTRL_IRQLEVEL3_IRQLEVEL_MASK 0x7fffffff
#define PINCTRL_IRQLEVEL3_IRQLEVEL_OFFSET 0
#define PINCTRL_IRQLEVEL4_IRQLEVEL_MASK 0x1fffff
#define PINCTRL_IRQLEVEL4_IRQLEVEL_OFFSET 0
#define PINCTRL_IRQPOL0_IRQPOL_MASK 0x1fffffff
#define PINCTRL_IRQPOL0_IRQPOL_OFFSET 0
#define PINCTRL_IRQPOL1_IRQPOL_MASK 0xffffffff
#define PINCTRL_IRQPOL1_IRQPOL_OFFSET 0
#define PINCTRL_IRQPOL2_IRQPOL_MASK 0xfffffff
#define PINCTRL_IRQPOL2_IRQPOL_OFFSET 0
#define PINCTRL_IRQPOL3_IRQPOL_MASK 0x7fffffff
#define PINCTRL_IRQPOL3_IRQPOL_OFFSET 0
#define PINCTRL_IRQPOL4_IRQPOL_MASK 0x1fffff
#define PINCTRL_IRQPOL4_IRQPOL_OFFSET 0
#define PINCTRL_IRQSTAT0_IRQSTAT_MASK 0x1fffffff
#define PINCTRL_IRQSTAT0_IRQSTAT_OFFSET 0
#define PINCTRL_IRQSTAT1_IRQSTAT_MASK 0xffffffff
#define PINCTRL_IRQSTAT1_IRQSTAT_OFFSET 0
#define PINCTRL_IRQSTAT2_IRQSTAT_MASK 0xfffffff
#define PINCTRL_IRQSTAT2_IRQSTAT_OFFSET 0
#define PINCTRL_IRQSTAT3_IRQSTAT_MASK 0x7fffffff
#define PINCTRL_IRQSTAT3_IRQSTAT_OFFSET 0
#define PINCTRL_IRQSTAT4_IRQSTAT_MASK 0x1fffff
#define PINCTRL_IRQSTAT4_IRQSTAT_OFFSET 0
#define PINCTRL_EMI_ODT_CTRL_ADDRESS_CALIB_MASK (0x3 << 26)
#define PINCTRL_EMI_ODT_CTRL_ADDRESS_CALIB_OFFSET 26
#define PINCTRL_EMI_ODT_CTRL_ADDRESS_TLOAD_MASK (0x3 << 24)
#define PINCTRL_EMI_ODT_CTRL_ADDRESS_TLOAD_OFFSET 24
#define PINCTRL_EMI_ODT_CTRL_CONTROL_CALIB_MASK (0x3 << 22)
#define PINCTRL_EMI_ODT_CTRL_CONTROL_CALIB_OFFSET 22
#define PINCTRL_EMI_ODT_CTRL_CONTROL_TLOAD_MASK (0x3 << 20)
#define PINCTRL_EMI_ODT_CTRL_CONTROL_TLOAD_OFFSET 20
#define PINCTRL_EMI_ODT_CTRL_DUALPAD_CALIB_MASK (0x3 << 18)
#define PINCTRL_EMI_ODT_CTRL_DUALPAD_CALIB_OFFSET 18
#define PINCTRL_EMI_ODT_CTRL_DUALPAD_TLOAD_MASK (0x3 << 16)
#define PINCTRL_EMI_ODT_CTRL_DUALPAD_TLOAD_OFFSET 16
#define PINCTRL_EMI_ODT_CTRL_SLICE3_CALIB_MASK (0x3 << 14)
#define PINCTRL_EMI_ODT_CTRL_SLICE3_CALIB_OFFSET 14
#define PINCTRL_EMI_ODT_CTRL_SLICE3_TLOAD_MASK (0x3 << 12)
#define PINCTRL_EMI_ODT_CTRL_SLICE3_TLOAD_OFFSET 12
#define PINCTRL_EMI_ODT_CTRL_SLICE2_CALIB_MASK (0x3 << 10)
#define PINCTRL_EMI_ODT_CTRL_SLICE2_CALIB_OFFSET 10
#define PINCTRL_EMI_ODT_CTRL_SLICE2_TLOAD_MASK (0x3 << 8)
#define PINCTRL_EMI_ODT_CTRL_SLICE2_TLOAD_OFFSET 8
#define PINCTRL_EMI_ODT_CTRL_SLICE1_CALIB_MASK (0x3 << 6)
#define PINCTRL_EMI_ODT_CTRL_SLICE1_CALIB_OFFSET 6
#define PINCTRL_EMI_ODT_CTRL_SLICE1_TLOAD_MASK (0x3 << 4)
#define PINCTRL_EMI_ODT_CTRL_SLICE1_TLOAD_OFFSET 4
#define PINCTRL_EMI_ODT_CTRL_SLICE0_CALIB_MASK (0x3 << 2)
#define PINCTRL_EMI_ODT_CTRL_SLICE0_CALIB_OFFSET 2
#define PINCTRL_EMI_ODT_CTRL_SLICE0_TLOAD_MASK (0x3 << 0)
#define PINCTRL_EMI_ODT_CTRL_SLICE0_TLOAD_OFFSET 0
#define PINCTRL_EMI_DS_CTRL_DDR_MODE_MASK (0x3 << 16)
#define PINCTRL_EMI_DS_CTRL_DDR_MODE_OFFSET 16
#define PINCTRL_EMI_DS_CTRL_DDR_MODE_mDDR (0x0 << 16)
#define PINCTRL_EMI_DS_CTRL_DDR_MODE_GPIO (0x1 << 16)
#define PINCTRL_EMI_DS_CTRL_DDR_MODE_LVDDR2 (0x2 << 16)
#define PINCTRL_EMI_DS_CTRL_DDR_MODE_DDR2 (0x3 << 16)
#define PINCTRL_EMI_DS_CTRL_ADDRESS_MA_MASK (0x3 << 12)
#define PINCTRL_EMI_DS_CTRL_ADDRESS_MA_OFFSET 12
#define PINCTRL_EMI_DS_CTRL_CONTROL_MA_MASK (0x3 << 10)
#define PINCTRL_EMI_DS_CTRL_CONTROL_MA_OFFSET 10
#define PINCTRL_EMI_DS_CTRL_DUALPAD_MA_MASK (0x3 << 8)
#define PINCTRL_EMI_DS_CTRL_DUALPAD_MA_OFFSET 8
#define PINCTRL_EMI_DS_CTRL_SLICE3_MA_MASK (0x3 << 6)
#define PINCTRL_EMI_DS_CTRL_SLICE3_MA_OFFSET 6
#define PINCTRL_EMI_DS_CTRL_SLICE2_MA_MASK (0x3 << 4)
#define PINCTRL_EMI_DS_CTRL_SLICE2_MA_OFFSET 4
#define PINCTRL_EMI_DS_CTRL_SLICE1_MA_MASK (0x3 << 2)
#define PINCTRL_EMI_DS_CTRL_SLICE1_MA_OFFSET 2
#define PINCTRL_EMI_DS_CTRL_SLICE0_MA_MASK (0x3 << 0)
#define PINCTRL_EMI_DS_CTRL_SLICE0_MA_OFFSET 0
#endif /* __MX28_REGS_PINCTRL_H__ */
|