summaryrefslogtreecommitdiff
path: root/arch/arm/dts/tegra30-tamonten.dtsi
blob: 33da1754d30e2fccefee1a20b8c05093d98e2d7f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
#include "tegra30.dtsi"

/ {
	model = "Avionic Design Tamonten NG";
	compatible = "ad,tamonten-ng", "nvidia,tegra30";

	memory {
		reg = <0x80000000 0x40000000>;
	};

	chosen {
		stdout-path = &uartd;
	};

	aliases {
		i2c0 = "/i2c@7000c000";
		i2c1 = "/i2c@7000c700";
		i2c2 = "/i2c@7000c400";
		i2c3 = "/i2c@7000c500";
		i2c4 = "/i2c@7000d000";
		mmc0 = "/sdhci@78000600";
		mmc1 = "/sdhci@78000400";
		mmc2 = "/sdhci@78000000";
		usb0 = "/usb@7d008000";
	};

	/* GEN1 */
	i2c@7000c000 {
		status = "okay";
		clock-frequency = <100000>;
	};

	/* GEN2 */
	i2c@7000c400 {
		clock-frequency = <100000>;
	};

	/* CAM */
	i2c@7000c500 {
		status = "okay";
		clock-frequency = <100000>;
	};

	/* DDC */
	i2c@7000c700 {
		status = "okay";
		clock-frequency = <100000>;
	};

	/* PWR */
	i2c@7000d000 {
		status = "okay";
		clock-frequency = <100000>;
	};

	/* SD slot on the base board */
	sdhci@78000400 {
		cd-gpios = <&gpio TEGRA_GPIO(I, 5) GPIO_ACTIVE_LOW>;
		wp-gpios = <&gpio TEGRA_GPIO(I, 3) GPIO_ACTIVE_HIGH>;
		bus-width = <4>;
	};

	/* EMMC on the COM module */
	sdhci@78000600 {
		status = "okay";
		bus-width = <8>;
		non-removable;
	};

	usb@7d008000 {
		status = "okay";
	};

	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		clk32k_in: clk@0 {
			compatible = "fixed-clock";
			reg=<0>;
			#clock-cells = <0>;
			clock-frequency = <32768>;
		};
	};
};