blob: 27d6353eea5164a4c44c322e582f4cdfb698d8d0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
|
/*
* Copyright (C) 2015 Freescale Semiconductor, Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
#include "imx6q-sabresd.dts"
#include "imx6qp.dtsi"
/ {
model = "Freescale i.MX6 Quad Plus SABRE Smart Device Board";
};
&cpu0 {
arm-supply = <&sw2_reg>;
};
&iomuxc {
imx6qdl-sabresd {
pinctrl_usdhc2: usdhc2grp {
fsl,pins = <
MX6QDL_PAD_SD2_CMD__SD2_CMD 0x17059
MX6QDL_PAD_SD2_CLK__SD2_CLK 0x10071
MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
MX6QDL_PAD_NANDF_D4__SD2_DATA4 0x17059
MX6QDL_PAD_NANDF_D5__SD2_DATA5 0x17059
MX6QDL_PAD_NANDF_D6__SD2_DATA6 0x17059
MX6QDL_PAD_NANDF_D7__SD2_DATA7 0x17059
>;
};
pinctrl_usdhc3: usdhc3grp {
fsl,pins = <
MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10071
MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
>;
};
};
};
&mxcfb1 {
prefetch;
};
&mxcfb2 {
prefetch;
};
&mxcfb3 {
prefetch;
};
&mxcfb4 {
prefetch;
};
&ov564x {
AVDD-supply = <&vgen6_reg>; /* 2.8v */
DOVDD-supply = <&sw4_reg>; /* 1.8v */
};
&ov564x_mipi {
AVDD-supply = <&vgen6_reg>; /* 2.8v */
DOVDD-supply = <&sw4_reg>; /* 1.8v */
};
&pcie {
pcie-bus-supply = <&vgen3_reg>; /* 1.8v pwr up pcie ext osc on revb */
reset-gpio = <&gpio7 12 0>;
status = "okay";
};
&pre1 {
status = "okay";
};
&pre2 {
status = "okay";
};
&pre3 {
status = "okay";
};
&pre4 {
status = "okay";
};
&prg1 {
memory-region = <&memory>;
status = "okay";
};
&prg2 {
memory-region = <&memory>;
status = "okay";
};
&sata {
status = "okay";
};
|
