summaryrefslogtreecommitdiff
path: root/drivers/net/zynq_gem.c
Commit message (Expand)AuthorAgeLines
* dm: core: Replace of_offset with accessorSimon Glass2017-02-08-5/+6
* net: zynq_gem: Use clock driver for ZynqMPSiva Durga Prasad Paladugu2017-01-10-0/+18
* net: gem: Use wait_for_bit() instead of private mdio_wait()Michal Simek2017-01-10-23/+9
* net: xilinx: Use mdio_register_seq() to support multiple instancesMichal Simek2016-12-20-2/+1
* Revert "Merge branch 'master' of git://www.denx.de/git/u-boot-microblaze"Tom Rini2016-12-09-1/+2
* net: xilinx: Use mdio_register_seq() to support multiple instancesMichal Simek2016-12-08-2/+1
* common: miiphyutil: Work and report phy address in hex in mdio cmdMichal Simek2016-12-02-1/+1
* net: zynq_gem: Correct SGMII enable bit settingSiva Durga Prasad Paladugu2016-11-15-1/+1
* net: zynq_gem: Modify the nwcfg bit definitionsSiva Durga Prasad Paladugu2016-11-15-8/+8
* treewide: replace #include <asm-generic/errno.h> with <linux/errno.h>Masahiro Yamada2016-09-23-1/+1
* Merge branch 'master' of git://git.denx.de/u-boot-netTom Rini2016-05-24-5/+9
|\
| * net: zynq_gem: Add the passing of the phy-handle nodeDan Murphy2016-05-24-5/+10
* | phy: Wire return value from phy_config()Michal Simek2016-05-24-2/+1
* | net: xilinx: Handle error value from phy_startup()Michal Simek2016-05-24-1/+4
|/
* net: zynq_gem: Add SGMII support for zynqMPSiva Durga Prasad Paladugu2016-04-04-2/+11
* net: zynq_gem: Return error incase of invalid phy addressSiva Durga Prasad Paladugu2016-04-04-3/+1
* net: gem: Allow to set the MAC from an EEPROMJoe Hershberger2016-04-04-0/+18
* net: zynq_gem: Add support for SGMII interfaceSiva Durga Prasad Paladugu2016-04-04-7/+19
* net: zynq: Change MDC setup for arm64Michal Simek2016-01-27-0/+4
* net: zynq_gem: Use shared wait_for_bitMateusz Kulikowski2016-01-25-33/+2
* net: gem: Add driver dependencies to PHYLIBMichal Simek2015-12-18-4/+0
* net: gem: Separate recv and free_pkt functionsMichal Simek2015-12-18-20/+32
* net: gem: Fix return value from recvMichal Simek2015-12-18-1/+1
* net: gem: Setup default phy address to -1Michal Simek2015-12-18-1/+2
* net: gem: Enable CTRL+C in wait_for_bitMichal Simek2015-12-07-0/+6
* net: gem: Read information about interface from DTMichal Simek2015-12-07-8/+12
* net: gem: Move driver to DMMichal Simek2015-12-07-69/+110
* net: gem: Fix miiphy_read nameMichal Simek2015-12-07-2/+2
* net: gem: Remove zynq_gem_of_init()Michal Simek2015-12-07-42/+0
* net: gem: Enable MDIO bus earlierMichal Simek2015-12-07-5/+9
* net: gem: Check if priv->phydev is validMichal Simek2015-12-07-0/+2
* net: gem: Extract phy init codeMichal Simek2015-12-07-17/+30
* net: gem: Remove phydev variableMichal Simek2015-12-07-13/+10
* net: gem: Change mii function not to use eth_device structureMichal Simek2015-12-07-13/+19
* net: gem: Change mdio_wait prototype to pass regsMichal Simek2015-12-07-4/+3
* net: gem: Do not continue if phy is not foundMichal Simek2015-12-07-4/+10
* net: zynq: Fix MDC setting for zynqMichal Simek2015-11-19-1/+1
* net: zynq: Remove unused MDCCLKDIV2 macroMichal Simek2015-11-19-1/+0
* net: zynq: Fix mdc clock division setting for 100Mbit/sMichal Simek2015-11-19-2/+2
* net: zynq: Wait till packet is sentMichal Simek2015-11-19-1/+32
* net: zynq: Disable secondary queuesEdgar E. Iglesias2015-11-19-0/+26
* net: zynq: Add dummy packet to fix packet duplication issueMichal Simek2015-11-19-2/+8
* net: zynq: Do not report TX underrunMichal Simek2015-11-19-2/+0
* net: zynq: Setup BD when structures are filledMichal Simek2015-11-19-3/+3
* net: zynq: Allocate BD_SPACE in connection to RX_BUFMichal Simek2015-11-19-1/+1
* net: zynq: Fix clearing statisticMichal Simek2015-11-19-4/+3
* net: zynq: Extend register description with offsetsMichal Simek2015-11-19-15/+15
* net: zynq: Add support for different PHY interface typesMichal Simek2015-11-19-1/+8
* net: zynq: Add debug message to phyread/phywriteMichal Simek2015-11-19-1/+12
* driver: net: Fix pointer conversion warnings for xilinx_zynqmp_epPrabhakar Kushwaha2015-11-12-8/+8
generated by cgit v1.1 at 2024-11-08 00:05:10 +0000