summaryrefslogtreecommitdiff
path: root/board/freescale/mpc8541cds/mpc8541cds.c
Commit message (Expand)AuthorAgeLines
* MPC85xxCDS: Fix missing LCRR_DBYP bits for 66-133MHz LBCPaul Gortmaker2012-01-11-1/+1
* powerpc/mpc85xxcds: Fix PCI speedchenhui zhao2011-10-03-3/+3
* MPC8xxx DDR: align informational printsBecky Bruce2011-01-14-3/+3
* mpc85xx: rename sdram_init() lbc_sdram_init()Becky Bruce2011-01-14-2/+1
* mpc85xx boards: initdram() cleanup/bugfixBecky Bruce2011-01-14-43/+0
* fsl: Clean up printing of PCI boot infoPeter Tyser2010-11-14-3/+3
* 83xx/85xx/86xx: LBC register cleanupBecky Bruce2010-07-16-9/+4
* 85xx: Use common LSDMR defines from asm/fsl_lbc.hKumar Gala2009-03-30-7/+7
* mpc8xxx: LCRR[CLKDIV] is sometimes five bitsTrent Piepho2008-12-19-1/+1
* Cleanup: fix "MHz" spellingWolfgang Denk2008-10-21-2/+2
* rename CFG_ macros to CONFIG_SYSJean-Christophe PLAGNIOL-VILLARD2008-10-18-21/+21
* FSL DDR: Convert MPC8541CDS to new DDR code.Jon Loeliger2008-08-27-1/+5
* Change initdram() return type to phys_size_tBecky Bruce2008-06-12-1/+1
* 85xx: remove dummy board_early_init_fKumar Gala2008-06-11-5/+0
* 85xx: Remove unused and unconfigured memory test code.Kumar Gala2008-06-11-39/+0
* Remove erroneous or extra spd.h #includers.Jon Loeliger2008-03-05-3/+1
* Move the MPC8541/MPC8555/MPC8548 CDS board under board/freescale.Kumar Gala2007-12-11-0/+534
generated by cgit v1.1 at 2024-12-19 12:18:27 +0000