summaryrefslogtreecommitdiff
path: root/arch/x86
Commit message (Expand)AuthorAgeLines
* x86: ivybridge: Do the SATA init before relocationSimon Glass2016-01-24-11/+36
* x86: ivybridge: Drop unnecessary northbridge setupSimon Glass2016-01-24-20/+0
* x86: ivybridge: Use driver model PCI API in bd82x6x.cSimon Glass2016-01-24-16/+7
* x86: ivybridge: Move northbridge and PCH init into driversSimon Glass2016-01-24-47/+12
* x86: Bring up northbridge, pch and lpc after the CPUsSimon Glass2016-01-24-2/+18
* x86: Don't show an error when the MRC cache is up to dateSimon Glass2016-01-24-1/+5
* x86: Make x86_init_cpus() staticSimon Glass2016-01-24-3/+1
* x86: ivybridge: Move early init code into northbridge.cSimon Glass2016-01-24-82/+67
* x86: ivybridge: Drop the dead MTRR codeSimon Glass2016-01-24-10/+0
* x86: ivybridge: Set up the thermal target correctlySimon Glass2016-01-24-11/+10
* x86: ivybridge: Move CPU init code into the driverSimon Glass2016-01-24-22/+4
* x86: ivybridge: Use common CPU init codeSimon Glass2016-01-24-52/+76
* x86: ivybridge: Move GPIO init to the LPC init() methodSimon Glass2016-01-24-4/+3
* x86: ivybridge: Move sandybridge init to the lpc probe() methodSimon Glass2016-01-24-17/+18
* x86: ivybridge: Move graphics init much laterSimon Glass2016-01-24-78/+76
* x86: ivybridge: Probe the LPC in CPU initSimon Glass2016-01-24-3/+2
* x86: ivybridge: Rename lpc_init() to lpc_init_extra()Simon Glass2016-01-24-3/+3
* x86: ivybridge: Move LPC and PCH init into northbridge probe()Simon Glass2016-01-24-23/+24
* x86: ivybridge: Move northbridge init into the probe() methodSimon Glass2016-01-24-14/+21
* x86: ivybridge: Add a driver for the bd82x6x northbridgeSimon Glass2016-01-24-0/+25
* dm: x86: Add a northbridge uclassSimon Glass2016-01-24-0/+16
* x86: ivybridge: Rename bd82x6x_init()Simon Glass2016-01-24-3/+11
* x86: ivybridge: Move more init to the probe() functionSimon Glass2016-01-24-43/+43
* x86: ivybridge: Move lpc_early_init() to probe()Simon Glass2016-01-24-28/+26
* x86: ivybridge: Set up the LPC device using driver modelSimon Glass2016-01-24-1/+15
* dm: x86: Drop the weak cpu_irq_init() functionSimon Glass2016-01-24-17/+0
* dm: x86: queensbay: Add an interrupt driverSimon Glass2016-01-24-39/+67
* dm: x86: quark: Add an interrupt driverSimon Glass2016-01-24-27/+51
* x86: Use the IRQ device when setting up the mptableSimon Glass2016-01-24-19/+11
* dm: x86: Add a common PIRQ init functionSimon Glass2016-01-24-1/+13
* dm: x86: Set up interrupt routing from interrupt_init()Simon Glass2016-01-24-25/+12
* dm: x86: Create a driver for x86 interruptsSimon Glass2016-01-24-0/+25
* dm: x86: spi: Convert ICH SPI driver to driver model PCI APISimon Glass2016-01-24-326/+425
* dm: Expand the uclass for Platform Controller Hubs (PCH)Simon Glass2016-01-24-31/+0
* x86: quark: Fix boot breakageBin Meng2016-01-19-11/+16
* Add more SPDX-License-Identifier tagsTom Rini2016-01-19-24/+2
* Merge branch 'master' of git://git.denx.de/u-boot-x86Tom Rini2016-01-14-101/+3092
|\
| * x86: qemu: remove cpu node in device treeMiao Yan2016-01-13-14/+0
| * x86: qemu: fix cpu device in smp bootMiao Yan2016-01-13-11/+72
| * x86: use actual CPU number for allocating memoryMiao Yan2016-01-13-3/+3
| * x86: fix a typo in function nameMiao Yan2016-01-13-3/+3
| * x86: qemu: add a cpu uclass driver for qemu targetMiao Yan2016-01-13-5/+62
| * x86: qemu: add fw_cfg supportMiao Yan2016-01-13-1/+380
| * x86: ivybridge: Add macros for LPC decode rangesBin Meng2016-01-13-0/+10
| * x86: fsp: Always use hex numbers in the hob command outputBin Meng2016-01-13-2/+2
| * x86: ivybridge: Do not require HAVE_INTEL_MEBin Meng2016-01-13-1/+0
| * x86: ivybridge: Add microcode blobs for all the steppingsBin Meng2016-01-13-0/+2472
| * x86: fsp: Set up init runtime buffer in update_fsp_configs()Bin Meng2016-01-13-9/+18
| * x86: fsp: Move struct fspinit_rtbuf definition to chipset headerBin Meng2016-01-13-16/+8
| * x86: queensbay: Remove invalid comments in update_fsp_configs()Bin Meng2016-01-13-6/+0
generated by cgit v1.1 at 2024-11-10 04:13:19 +0000