summaryrefslogtreecommitdiff
path: root/arch/x86/cpu
Commit message (Expand)AuthorAgeLines
* x86: ivybridge: Convert pch.c to use DM PCI APISimon Glass2016-01-24-27/+39
* x86: ivybridge: Convert report_platform to DM PCI APISimon Glass2016-01-24-6/+7
* x86: ivybridge: Convert SDRAM init to use driver modelSimon Glass2016-01-24-33/+55
* x86: ivybridge: Convert sdram_initialise() to use DM PCI APISimon Glass2016-01-24-9/+10
* x86: ivybridge: Convert dram_init() to use DM PCI APISimon Glass2016-01-24-14/+25
* x86: ivybridge: Convert enable_usb_bar() to use DM PCI APISimon Glass2016-01-24-17/+17
* x86: ivybridge: Use the I2C driver to perform SMbus initSimon Glass2016-01-24-36/+3
* x86: ivybridge: Convert lpc init code to DM PCI APISimon Glass2016-01-24-63/+66
* x86: ivybridge: Drop the special PCI driverSimon Glass2016-01-24-47/+0
* x86: ivybridge: Move LPC init into the LPC probe() methodSimon Glass2016-01-24-12/+9
* x86: ivybridge: Move lpc_enable() into gma.cSimon Glass2016-01-24-8/+4
* x86: ivybridge: Use driver model PCI API in sata.cSimon Glass2016-01-24-49/+45
* x86: ivybridge: Use the SATA driver to do the initSimon Glass2016-01-24-9/+8
* x86: ivybridge: Drop the unused bd82x6x_init_extra()Simon Glass2016-01-24-17/+0
* x86: ivybridge: Do the SATA init before relocationSimon Glass2016-01-24-3/+27
* x86: ivybridge: Drop unnecessary northbridge setupSimon Glass2016-01-24-20/+0
* x86: ivybridge: Use driver model PCI API in bd82x6x.cSimon Glass2016-01-24-13/+7
* x86: ivybridge: Move northbridge and PCH init into driversSimon Glass2016-01-24-46/+12
* x86: Bring up northbridge, pch and lpc after the CPUsSimon Glass2016-01-24-2/+18
* x86: Make x86_init_cpus() staticSimon Glass2016-01-24-1/+1
* x86: ivybridge: Move early init code into northbridge.cSimon Glass2016-01-24-82/+67
* x86: ivybridge: Drop the dead MTRR codeSimon Glass2016-01-24-10/+0
* x86: ivybridge: Set up the thermal target correctlySimon Glass2016-01-24-11/+10
* x86: ivybridge: Move CPU init code into the driverSimon Glass2016-01-24-7/+4
* x86: ivybridge: Use common CPU init codeSimon Glass2016-01-24-52/+42
* x86: ivybridge: Move GPIO init to the LPC init() methodSimon Glass2016-01-24-4/+3
* x86: ivybridge: Move sandybridge init to the lpc probe() methodSimon Glass2016-01-24-17/+18
* x86: ivybridge: Move graphics init much laterSimon Glass2016-01-24-78/+76
* x86: ivybridge: Probe the LPC in CPU initSimon Glass2016-01-24-3/+2
* x86: ivybridge: Rename lpc_init() to lpc_init_extra()Simon Glass2016-01-24-2/+2
* x86: ivybridge: Move LPC and PCH init into northbridge probe()Simon Glass2016-01-24-23/+24
* x86: ivybridge: Move northbridge init into the probe() methodSimon Glass2016-01-24-14/+21
* x86: ivybridge: Add a driver for the bd82x6x northbridgeSimon Glass2016-01-24-0/+18
* x86: ivybridge: Rename bd82x6x_init()Simon Glass2016-01-24-2/+10
* x86: ivybridge: Move more init to the probe() functionSimon Glass2016-01-24-43/+43
* x86: ivybridge: Move lpc_early_init() to probe()Simon Glass2016-01-24-16/+25
* x86: ivybridge: Set up the LPC device using driver modelSimon Glass2016-01-24-1/+14
* dm: x86: Drop the weak cpu_irq_init() functionSimon Glass2016-01-24-7/+0
* dm: x86: queensbay: Add an interrupt driverSimon Glass2016-01-24-38/+66
* dm: x86: quark: Add an interrupt driverSimon Glass2016-01-24-26/+50
* x86: Use the IRQ device when setting up the mptableSimon Glass2016-01-24-12/+4
* dm: x86: Add a common PIRQ init functionSimon Glass2016-01-24-1/+6
* dm: x86: Set up interrupt routing from interrupt_init()Simon Glass2016-01-24-15/+12
* dm: x86: Create a driver for x86 interruptsSimon Glass2016-01-24-0/+25
* dm: x86: spi: Convert ICH SPI driver to driver model PCI APISimon Glass2016-01-24-3/+54
* x86: quark: Fix boot breakageBin Meng2016-01-19-11/+16
* Merge branch 'master' of git://git.denx.de/u-boot-x86Tom Rini2016-01-14-17/+427
|\
| * x86: qemu: fix cpu device in smp bootMiao Yan2016-01-13-11/+72
| * x86: use actual CPU number for allocating memoryMiao Yan2016-01-13-3/+3
| * x86: fix a typo in function nameMiao Yan2016-01-13-3/+3
generated by cgit v1.1 at 2024-12-27 06:51:04 +0000