summaryrefslogtreecommitdiff
path: root/arch/x86/cpu/ivybridge/Makefile
Commit message (Expand)AuthorAgeLines
* x86: Implement a cache for Memory Reference Code parametersSimon Glass2015-01-24-0/+1
* x86: Add initial video device init for Intel GMASimon Glass2014-11-25-0/+1
* x86: ivybridge: Add northbridge init functionsSimon Glass2014-11-25-0/+1
* x86: Add init for model 206AX CPUSimon Glass2014-11-25-0/+1
* x86: ivybridge: Set up XHCI USBSimon Glass2014-11-25-0/+1
* x86: ivybridge: Set up EHCI USBSimon Glass2014-11-25-0/+1
* x86: ivybridge: Add SATA initSimon Glass2014-11-25-0/+1
* x86: ivybridge: Add PCH initSimon Glass2014-11-25-0/+1
* x86: ivybridge: Add support for BD82x6x PCHSimon Glass2014-11-25-0/+1
* x86: ivybridge: Implement SDRAM initSimon Glass2014-11-21-0/+3
* x86: ivybridge: Add early init for PCH devicesSimon Glass2014-11-21-0/+1
* x86: ivybridge: Perform Intel microcode update on bootSimon Glass2014-11-21-0/+1
* x86: ivybridge: Add early LPC init so that serial worksSimon Glass2014-11-21-0/+1
* x86: ivybridge: Enable PCI in early initSimon Glass2014-11-21-0/+1
* x86: Add chromebook_link boardSimon Glass2014-11-21-0/+9
generated by cgit v1.1 at 2024-11-09 19:17:46 +0000