summaryrefslogtreecommitdiff
path: root/arch/x86/cpu/ivybridge/Makefile
Commit message (Expand)AuthorAgeLines
* x86: Move Intel Management Engine code to a common placeSimon Glass2016-03-17-2/+0
* x86: Move microcode code to a common locationSimon Glass2016-03-17-1/+0
* x86: Move cache-as-RAM code into a common locationSimon Glass2016-03-17-1/+0
* x86: ivybridge: bd82x6x: Support FSP enabled configurationBin Meng2016-02-21-1/+1
* x86: ivybridge: Add FSP supportBin Meng2016-02-21-0/+4
* x86: ivybridge: Drop XHCI supportSimon Glass2016-01-24-1/+0
* x86: ivybridge: Drop special EHCI initSimon Glass2016-01-24-1/+0
* x86: ivybridge: Move code from pch.c to bd82x6x.cSimon Glass2016-01-24-1/+0
* x86: ivybridge: Drop the special PCI driverSimon Glass2016-01-24-1/+0
* x86: ivybridge: Move early init code into northbridge.cSimon Glass2016-01-24-1/+0
* x86: Move mrccache.[c|h] to a common placeBin Meng2015-10-21-1/+0
* x86: Implement a cache for Memory Reference Code parametersSimon Glass2015-01-24-0/+1
* x86: Add initial video device init for Intel GMASimon Glass2014-11-25-0/+1
* x86: ivybridge: Add northbridge init functionsSimon Glass2014-11-25-0/+1
* x86: Add init for model 206AX CPUSimon Glass2014-11-25-0/+1
* x86: ivybridge: Set up XHCI USBSimon Glass2014-11-25-0/+1
* x86: ivybridge: Set up EHCI USBSimon Glass2014-11-25-0/+1
* x86: ivybridge: Add SATA initSimon Glass2014-11-25-0/+1
* x86: ivybridge: Add PCH initSimon Glass2014-11-25-0/+1
* x86: ivybridge: Add support for BD82x6x PCHSimon Glass2014-11-25-0/+1
* x86: ivybridge: Implement SDRAM initSimon Glass2014-11-21-0/+3
* x86: ivybridge: Add early init for PCH devicesSimon Glass2014-11-21-0/+1
* x86: ivybridge: Perform Intel microcode update on bootSimon Glass2014-11-21-0/+1
* x86: ivybridge: Add early LPC init so that serial worksSimon Glass2014-11-21-0/+1
* x86: ivybridge: Enable PCI in early initSimon Glass2014-11-21-0/+1
* x86: Add chromebook_link boardSimon Glass2014-11-21-0/+9
generated by cgit v1.1 at 2024-11-05 09:38:03 +0000