summaryrefslogtreecommitdiff
path: root/arch/powerpc/cpu/mpc8xxx/ddr/ctrl_regs.c
Commit message (Expand)AuthorAgeLines
* arch/powerpc/cpu/mpc8xxx/ddr/ctrl_regs.c: Fix GCC 4.6 build warningKumar Gala2011-11-11-5/+2
* powerpc/mpc83xx: Migrate from spd_sdram to unified DDR driverYork Sun2011-09-29-1/+3
* powerpc/mpc8xxx: Fix DDR code for empty first DIMM slot and enable DQS_enYork Sun2011-09-29-9/+10
* powerpc/mpc8xxx: Extend CWL tableYork Sun2011-09-29-2/+16
* powerpc/mpc8xxx: Allow override DDR read-to-write turnaround timeYork Sun2011-07-11-0/+3
* powerpc/8xxx: Fix typo for address hashing messageKumar Gala2011-04-04-1/+1
* powerpc/8xxx: Replace fsl_ddr_get_mem_data_rate with get_ddr_freq()Kumar Gala2011-04-04-1/+1
* powerpc/mpc8xxx: disable rcw_en bit for non-DDR3York Sun2011-03-24-0/+2
* powerpc/mpc8xxx: Fix DDR3 timing_cfg_1 and sdram_mode registersYork Sun2011-03-05-6/+14
* powerpc/8xxx: Add additional cycle to write-to-read turnaound for DDR3York Sun2011-02-10-0/+3
* powerpc/8xxx: Fix compile warning when build for a DDR1 or DDR2 boardKumar Gala2011-01-24-1/+1
* mpc85xx: Enable unique mode registers and dynamic ODT for DDR3York Sun2011-01-19-48/+204
* 8xxx/ddr: add support to only compute the ddr sdram sizeHaiying Wang2011-01-19-1/+9
* Disable unused chip-select for DDR controller interleavingYork Sun2010-10-20-3/+14
* Fix parameters to support RDIMM for P2020DSYork Sun2010-08-31-0/+1
* powerpc/8xxx: Improvement to DDR parametersyork2010-07-26-7/+7
* powerpc/8xxx: Enable DDR3 RDIMM supportyork2010-07-26-50/+31
* powerpc/8xxx: Enabled address hashing for 85xxyork2010-07-26-0/+10
* powerpc/8xxx: Enable quad-rank DIMMs.york2010-07-26-14/+38
* powerpc/8xxx: Fix bug in memctrl interleaving & bank interleaving on cs0~cs4york2010-07-26-39/+74
* fsl-ddr: Add extra cycle to turnaround timesDave Liu2010-04-26-0/+2
* Move arch/ppc to arch/powerpcStefan Roese2010-04-21-0/+1366
generated by cgit v1.1 at 2024-08-26 23:06:02 +0000