summaryrefslogtreecommitdiff
path: root/arch/arm/mach-socfpga
Commit message (Expand)AuthorAgeLines
* socfpga: fix broken build if CONFIG_ETH_DESIGNWARE disabledAnatolij Gustschin2016-05-06-1/+1
* arm: socfpga: Nuke useless includeMarek Vasut2016-04-10-13/+0
* arm: socfpga: Handle phy-mode OF property for GMACsMarek Vasut2016-04-10-3/+36
* arm: socfpga: Fix ethernet reset handlingMarek Vasut2016-02-24-2/+7
* arm: socfpga: Remove bashisms from qts filterMarek Vasut2016-02-24-7/+7
* socfpga: Modify qts-filter args to allow input for bsp generated files and qu...Dalon Westergreen2016-01-16-31/+45
* arm: socfpga: Unreset NAND in U-BootMarek Vasut2015-12-22-0/+4
* arm: socfpga: Unreset NAND in SPLMarek Vasut2015-12-22-0/+1
* arm: socfpga: Define NAND reset bitMarek Vasut2015-12-22-1/+2
* arm: socfpga: Actually enable L2 cacheMarek Vasut2015-12-22-2/+11
* arm: socfpga: fix up a questionable macro for SDMMCDinh Nguyen2015-12-20-3/+7
* arm: socfpga: remove building scan managerDinh Nguyen2015-12-20-2/+3
* arm: socfpga: introduce TARGET_SOCFPGA_GEN5 config propertyDinh Nguyen2015-12-20-0/+5
* arm: socfpga: Introduce common board codeMarek Vasut2015-12-20-1/+65
* arm: socfpga: Remove cpu_mmc_init()Marek Vasut2015-12-07-11/+0
* arm: socfpga: Add SoCFPGA SR1500 boardStefan Roese2015-12-07-0/+6
* arm: socfpga: Repair SoCrates boardMarek Vasut2015-11-30-0/+7
* ARM: socfpga: rename the cyclone5 and arria5 base address fileDinh Nguyen2015-11-30-0/+0
* ARM: socfpga: arria10: add base address map for Arria10Dinh Nguyen2015-11-30-0/+45
* arm: socfpga: reset: FIX address of tstscratch registerPhilipp Rosenberger2015-11-30-0/+1
* arm: socfpga: reset: correct dma, qspi, and sdmmc reset bit definesDinh Nguyen2015-11-03-3/+3
* arm: socfpga: enable data/inst prefetch and shared override in the L2Dinh Nguyen2015-10-17-0/+12
* arm: socfpga: rename socfpga_cyclone5 and socfpga_arria5 config filesDinh Nguyen2015-09-23-2/+2
* arm: socfpga: Add support for the Terasic DE-0 Atlas boardDinh Nguyen2015-09-04-0/+7
* arm: socfpga: Add support for DENX MCV SoM and MCVEVK boardMarek Vasut2015-09-04-0/+7
* arm: socfpga: Add support for Terasic SoCkit boardMarek Vasut2015-09-04-0/+7
* arm: socfpga: Do not call board_init_r() from board_init_f()Marek Vasut2015-09-04-2/+0
* arm: socfpga: Assure ISWGRP 0 and 1 are initedMarek Vasut2015-09-04-1/+7
* mmc: dw_mmc: Probe the MMC from OFMarek Vasut2015-09-04-9/+2
* arm: socfpga: Make the pinmux table const u8Marek Vasut2015-08-23-6/+4
* arm: socfpga: Switch to filtered QTS filesMarek Vasut2015-08-23-30/+8
* arm: socfpga: Add qts-filter.sh scriptMarek Vasut2015-08-23-0/+205
* arm: socfpga: Split Altera socfpga into AV and CV SoCDKMarek Vasut2015-08-23-2/+2
* arm: socfpga: Unbind CPU type from board typeMarek Vasut2015-08-23-8/+18
* arm: socfpga: Move wrappers into platform directoryMarek Vasut2015-08-23-0/+545
* arm: socfpga: Fix delay in clock managerMarek Vasut2015-08-23-7/+5
* arm: socfpga: Fix delay in freeze controllerMarek Vasut2015-08-23-7/+5
* arm: socfpga: misc: Add support for printing FPGA typeDinh Nguyen2015-08-08-2/+65
* arm: socfpga: scan: Add code to get FPGA IDDinh Nguyen2015-08-08-0/+56
* arm: socfpga: scan: Factor out IO chain programmingMarek Vasut2015-08-08-71/+42
* arm: socfpga: scan: Clean up horrible macrosMarek Vasut2015-08-08-72/+17
* arm: socfpga: scan: Introduce generic JTAG accessorMarek Vasut2015-08-08-41/+63
* arm: socfpga: scan: Clean up scan_chain_engine_is_idle()Marek Vasut2015-08-08-28/+34
* ddr: altera: sequencer: Wrap misc remaining macrosMarek Vasut2015-08-08-0/+17
* ddr: altera: sequencer: Wrap IO_* macrosMarek Vasut2015-08-08-0/+19
* ddr: altera: sequencer: Wrap RW_MGR_* macrosMarek Vasut2015-08-08-0/+64
* ddr: altera: sequencer: Wrap ac_rom_init and inst_rom_initMarek Vasut2015-08-08-0/+3
* ddr: altera: sequencer: Clean up mach/sdram.hMarek Vasut2015-08-08-3/+1
* ddr: altera: sdram: Introduce socfpga_sdram_get_config()Marek Vasut2015-08-08-0/+42
* ddr: altera: sdram: Clean up sdram_mmr_init_full() part 8Marek Vasut2015-08-08-1/+1
generated by cgit v1.1 at 2024-11-09 07:12:09 +0000