summaryrefslogtreecommitdiff
path: root/arch/arm/include/asm/system.h
Commit message (Expand)AuthorAgeLines
* armv8: aarch64: Fix the warning about x1-x3 nonzero issueAlison Wang2017-01-18-3/+5
* ARMv8: Setup PSCI memory and device treemacro.wave.z@gmail.com2016-12-15-0/+11
* armv8: fsl-layerscape: Support loading 32-bit OS with PSCI enabledAlison Wang2016-11-22-0/+2
* armv8: Support loading 32-bit OS in AArch32 execution stateAlison Wang2016-11-22-2/+117
* arm: Set TTB XN bit in case DCACHE_OFF for LPAE modeKeerthy2016-11-13-1/+1
* armv8: add hooks for all cache-wide operationsStephen Warren2016-11-07-1/+3
* arm: Add PSCI shutdown functionAlexander Graf2016-10-18-0/+1
* arm: Disable HVC PSCI calls by defaultAlexander Graf2016-10-18-10/+1
* ARM: Introduce function to switch to hypervisor modeKeerthy2016-10-06-0/+4
* ARM: Rework and correct barrier definitionsTom Rini2016-08-05-7/+1
* arm: implement generic PSCI reset call for armv8Beniamino Galvani2016-05-27-0/+2
* arm: Add support for HYP mode and LPAE page tablesAlexander Graf2016-03-27-6/+93
* arm64: Add 32bit arm compatible dcache definitionsAlexander Graf2016-03-27-1/+5
* arm64: Remove non-full-va map codeAlexander Graf2016-03-15-8/+4
* arm64: Make full va map code more dynamicAlexander Graf2016-03-15-6/+8
* arm: Remove S bit from MMU section entryMarek Vasut2016-01-31-2/+1
* arm: Replace test for CONFIG_ARMV7 with CONFIG_CPU_V7Marek Vasut2016-01-31-2/+2
* armv8: Add Secure Monitor/Hypervisor Call (SMC/HVC) infrastructureSergey Temerkhanov2016-01-19-0/+21
* armv8: New MMU setup code allowing to use 48+ bits PA/VASergey Temerkhanov2016-01-19-0/+7
* armv8: Add read_mpidr() functionSergey Temerkhanov2016-01-19-0/+11
* armv8: enable compilation with CONFIG_SYS_NONCACHED_MEMORYStephen Warren2015-11-10-5/+6
* arm: mmu: Add missing volatile for reading SCTLR registerAlison Wang2015-10-16-1/+1
* armv8: caches: Added routine to set non cacheable regionSiva Durga Prasad Paladugu2015-07-31-10/+19
* arm: Add a prototype for save_boot_params_ret()Simon Glass2015-05-14-0/+16
* tegra124: Reserve secure RAM using MC_SECURITY_CFG{0, 1}_0Ian Campbell2015-05-13-0/+1
* ARMv7 TLB: Fixed TTBR0 and Table Descriptors to allow cachingBryan Brinsko2015-04-16-0/+37
* armv8/fsl-lsch3: Convert flushing L3 to assembly to avoid using stackYork Sun2015-02-24-0/+1
* arm: Allow lr to be saved by board codeSimon Glass2015-02-16-0/+15
* ARM: Implement non-cached memory supportThierry Reding2014-12-18-0/+5
* ARM: cache-cp15: Use more accurate typesThierry Reding2014-11-12-1/+1
* arm: cache: Add support for write-allocate D-CacheMarek Vasut2014-10-06-0/+1
* ARMv8/FSL_LSCH3: Add FSL_LSCH3 SoCYork Sun2014-07-03-0/+2
* armv8/cache: Change cache invalidate and flush functionYork Sun2014-04-07-0/+1
* arm64: core supportDavid Feng2014-01-09-0/+84
* ARM: mmu: Set domain permissions to client accessR Sricharan2013-03-28-0/+14
* ARM: add wfi assembly macroRob Herring2013-02-03-0/+6
* arm: Add control over cachability of memory regionsSimon Glass2012-11-19-0/+31
* Move architecture-specific includes to arch/$ARCH/include/asmPeter Tyser2010-04-13-0/+84
generated by cgit v1.1 at 2024-11-01 11:28:54 +0000