summaryrefslogtreecommitdiff
path: root/arch/arm/include/asm/omap_common.h
Commit message (Expand)AuthorAgeLines
* ARM: DRA7: Set serial number environment variableDileep Katta2015-04-23-0/+5
* ARM: DRA7: Enable clocks for USB OTGSS and USB PHYKishon Vijay Abraham I2015-04-14-2/+2
* ARM: OMAP: Change set_pl310_ctrl_reg to be genericNishanth Menon2015-03-13-0/+2
* arm: omap_common: expose tps659038 and dra7xx_dpllsFelipe Balbi2014-12-04-0/+3
* ARM: OMAP: Fix handling of errata i727Rajendra Nayak2014-07-25-0/+8
* armv7:TI: Add <asm/ti-common/sys_proto.h> and migrate omap_hw_init_contextTom Rini2014-05-23-6/+0
* ARM: DRA72x: Add Silicon ID supportLokesh Vutla2014-05-23-0/+1
* OMAP: common: consolidate fake USB ethernet MAC address creationNishanth Menon2014-04-17-0/+2
* DRA7: Add support for ES1.1 silicon ID codeNishanth Menon2014-01-24-0/+1
* ARM: OMAP4/5: Remove dead code against CONFIG_SYS_CLOCKS_ENABLE_ALLJassi Brar2014-01-24-1/+0
* ARM: OMAP5: Add PRCM and Control information for SATARoger Quadros2013-12-04-0/+2
* ARM: DRA7: Add is_dra7xx cpu check definitionSRICHARAN R2013-12-04-0/+8
* usb: dra7xx: Add support for dra7xx xhci USB hostDan Murphy2013-10-20-0/+1
* ARM: OMAP5: Add registers and defines for USBOTG SSDan Murphy2013-10-20-0/+4
* omap5: add qspi supportMatt Porter2013-10-07-0/+1
* ARM: OMAP5: Avoid writing into LDO SRAM bitsLokesh Vutla2013-09-20-6/+0
* ARM: OMAP4470: Add OMAP4470 identificationTaras Kondratiuk2013-08-28-0/+1
* ARM: DRA7xx: Add CPSW support to DRA7xx EVMMugunthan V N2013-07-26-0/+4
* ARM: DRA7xx: Enable GMAC clock controlMugunthan V N2013-07-26-0/+4
* ARM: DRA7xx: Lock DPLL_GMACLokesh Vutla2013-07-26-0/+2
* Add GPL-2.0+ SPDX-License-Identifier to source filesWolfgang Denk2013-07-24-17/+1
* Merge branch 'master' of git://git.denx.de/u-boot-armTom Rini2013-06-13-4/+55
|\
| * OMAP5: Enable access to auxclk registersLubomir Popov2013-06-10-0/+4
| * ARM: DRA7xx: EMIF: Change settings required for EVM boardSricharan R2013-06-10-0/+1
| * ARM: DRA7xx: clocks: Update PLL valuesLokesh Vutla2013-06-10-1/+2
| * ARM: DRA7xx: Do not enable srcomp for DRA7xx Soc'sLokesh Vutla2013-06-10-0/+8
| * ARM: OMAP5: DRA7xx: support class 0 optimized voltagesNishanth Menon2013-06-10-0/+11
| * ARM: DRA7xx: power Add support for tps659038 PMICLokesh Vutla2013-06-10-0/+3
| * ARM: OMAP4+: pmic: Make generic bus init and write functionsLokesh Vutla2013-06-10-0/+3
| * ARM: OMAP4+: Cleanup header filesLokesh Vutla2013-06-10-3/+1
| * OMAP3+: introduce generic ABB supportAndrii Tseglytskyi2013-06-10-0/+22
* | am33xx/omap4+: Move SRAM_SCRATCH_SPACE_ADDR to <asm/arch/omap.h>Tom Rini2013-06-06-1/+0
|/
* ARM: OMAP: Cleanup boot parameters usageSRICHARAN R2013-05-10-0/+3
* ARM: OMAP: Correct save_boot_params and replace with 'C' functionSRICHARAN R2013-05-10-1/+3
* ARM: OMAP4/5: Make OMAPx_SRAM_SCRATCH_ defines commonSRICHARAN R2013-05-10-0/+14
* ARM: OMAP5: Fix warm reset with USB cable connectedLokesh Vutla2013-05-10-0/+1
* arm: dra7xx: Add silicon id support for DRA752 socLokesh Vutla2013-03-11-0/+3
* arm: dra7xx: Add control module changesLokesh Vutla2013-03-11-0/+10
* arm: dra7xx: clock: Add the dplls dataLokesh Vutla2013-03-11-1/+2
* arm: dra7xx: clock: Add the prcm changesLokesh Vutla2013-03-11-1/+16
* ARM: OMAP5: srcomp: enable slew rate compensation cells after powerupLokesh Vutla2013-03-11-0/+2
* ARM: OMAP4/5: clocks: Add the required OPP settings as per the latest addendumSRICHARAN R2013-03-11-1/+5
* ARM: OMAP5: clock: Add the prcm register changes required for ES2.0SRICHARAN R2013-03-11-0/+4
* ARM: OMAP5: Add silicon id support for ES2.0 revision.SRICHARAN R2013-03-11-0/+2
* ARM: OMAP4+: Make control module register structure genericLokesh Vutla2013-03-11-0/+91
* ARM: OMAP4+: Clean up the pmic codeSRICHARAN R2013-03-11-0/+24
* ARM: OMAP4+: Cleanup the clocks layerSRICHARAN R2013-03-11-0/+63
* ARM: OMAP4+: Change the PRCM structure prototype common for all SocsSRICHARAN R2013-03-11-0/+304
* ARM: SPL: Make spl_mmc.c more genericTom Rini2012-09-27-5/+0
* ARM: SPL: Add <asm/spl.h> and <asm/arch/spl.h>Tom Rini2012-09-27-71/+0