summaryrefslogtreecommitdiff
path: root/arch/arm/include/asm/arch-fsl-layerscape
Commit message (Expand)AuthorAgeLines
* arm: layerscape: Move CONFIG_SYS_FSL_ERRATUM_* to KconfigYork Sun2017-01-04-20/+0
* fsl_ddr: Move DDR config options to driver KconfigYork Sun2017-01-04-2/+2
* crypto: Move CONFIG_SYS_FSL_SEC_LE and _BE to KconfigYork Sun2017-01-04-4/+0
* crypto: Move SYS_FSL_SEC_COMPAT into driver KconfigYork Sun2017-01-04-2/+0
* armv8: QSPI: Add AHB bus 16MB+ size supportYuan Yao2016-12-05-0/+2
* script: remove CONFIG_SYS_CCSRBAR_DEFAULT from white listYork Sun2016-12-02-3/+2
* armv8: fsl-layerscape: SMP support for loading 32-bit OSAlison Wang2016-11-22-0/+2
* armv8: Support loading 32-bit OS in AArch32 execution stateAlison Wang2016-11-22-0/+4
* armv8: fsl-layerscape: Add NXP LS2088A SoC supportPriyanka Jain2016-11-22-0/+9
* armv8: lsch3: Use SVR based timer base address detectionPriyanka Jain2016-11-22-3/+8
* armv8: lsch3: Add generic get_svr() in assemblyPriyanka Jain2016-11-22-3/+3
* armv8: fsl-layerscape: Move DDR config options to KconfigYork Sun2016-10-06-14/+0
* arm: Move SYS_FSL_SRDS_* and SYS_HAS_SERDES to KconfigYork Sun2016-10-06-5/+0
* arm: Move FSL_HAS_DP_DDR and NUM_DDR_CONTROLLERS to KconfigYork Sun2016-10-06-3/+0
* arm: Move SYS_FSL_IFC_BANK_COUNT to KconfigYork Sun2016-10-06-3/+0
* arm: Move MAX_CPUS to KconfigYork Sun2016-10-06-4/+0
* armv8/fsl-lsch2: Implement workaround for PIN MUX erratum A010539Hou Zhiqiang2016-10-06-0/+2
* armv8: fsl-layerscape: Fix "cpu status" commandYork Sun2016-10-06-0/+1
* armv8: fsl-lsch2: enable snoopable sata read and writeTang Yuantian2016-10-06-0/+3
* armv8: fsl-lsch2: adjust sata parameterTang Yuantian2016-10-06-2/+0
* Convert CONFIG_SYS_FSL_ERRATUM_A010315 to Kconfig optionYork Sun2016-09-26-1/+0
* armv8: ls1012a: Convert CONFIG_LS1012A to Kconfig option ARCH_LS1021AYork Sun2016-09-26-5/+3
* armv8: ls1046a: Convert CONFIG_LS1046A to Kconfig option ARCH_LS1046AYork Sun2016-09-26-1/+2
* armv8: ls1046a: Enable DDR erratum for ls1046aShengzhou Liu2016-09-14-0/+6
* armv8: fsl-layerscape: add define CONFIG_STANDALONE_LOAD_ADDR for standalone appShaohui Xie2016-09-14-0/+2
* driver/ddr/fsl: Add general MMDC driver and reuse common MMDC driver for ls1012aShengzhou Liu2016-09-14-1/+3
* armv8: ls2080a: Remove debug server supportYork Sun2016-09-14-9/+0
* fsl-layerscape: Add workaround for PCIe erratum A010315Hou Zhiqiang2016-09-14-0/+6
* fsl: csu: add an API to set R/W permission to PCIeHou Zhiqiang2016-09-14-0/+1
* fsl: serdes: ensure accessing the initialized maps of serdes protocolHou Zhiqiang2016-09-14-0/+8
* ARM: Move SYS_CACHELINE_SIZE over to KconfigTom Rini2016-08-26-2/+0
* armv8: fsl_lsch2: Add LS1046A SoC supportMingkai Hu2016-07-26-1/+32
* armv8: fsl_lsch2: Add SerDes 2 supportQianyu Gong2016-07-26-0/+3
* armv8: fsl-layerscape: Consolidate the LSCH2 common definesQianyu Gong2016-07-26-39/+20
* armv8: fsl-layerscape: Add A72 core detectionAlison Wang2016-07-26-0/+2
* include: usb: Rename USB controller base address mappingRajesh Bhagat2016-07-26-5/+5
* ARMv8/layerscape: Add FSL PPA supportHou Zhiqiang2016-07-19-0/+16
* armv8: layerscape: Convert to use common MMU frameworkYork Sun2016-07-19-123/+187
* armv8: fsl-layerscape: Append "A" in SoC name for ARM based SoCsPrabhakar Kushwaha2016-06-28-14/+14
* Merge branch 'master' of git://git.denx.de/u-boot-usbTom Rini2016-06-18-0/+8
|\
| * usb: xhci: fsl: Add workaround for USB erratum A008751Sriram Dash2016-06-13-0/+1
| * arm64: fsl-layerscape: add get_svr and IS_SVR_REV helperSriram Dash2016-06-13-0/+7
* | armv8: ls2080aqds: Enable QSPI boot supportYuan Yao2016-06-10-0/+4
* | armv8: ls2080aqds: Config QSPI pin mux via FPGA in NAND bootYuan Yao2016-06-10-0/+2
* | armv8: ls2080aqds: Select QSPI CLK div via SCFGYuan Yao2016-06-10-0/+1
* | armv8/ls2080a: configure PMU's PCTBENR to enable WDTYunhui Cui2016-06-10-0/+1
|/
* armv8: fsl-layerscape: Add support of QorIQ LS1012A SoCPrabhakar Kushwaha2016-06-03-0/+46
* armv8: fsl-layerscape: Avoid LS1043A specifc definesPrabhakar Kushwaha2016-06-03-1/+1
* driver/ddr/fsl: Add workaround for erratum A-010165Shengzhou Liu2016-05-18-0/+1
* arch/arm, arch/powerpc: add # of SEC engines on the SOCAlex Porosanu2016-05-18-0/+2
generated by cgit v1.1 at 2024-11-20 06:10:32 +0000