summaryrefslogtreecommitdiff
path: root/arch/arm/cpu
Commit message (Expand)AuthorAgeLines
* tools: mkimage: Add support for initialization table for Zynq and ZynqMPMike Looijmans2016-11-15-0/+7
* armv8: add hooks for all cache-wide operationsStephen Warren2016-11-07-8/+22
* armv8: define get_ticks() for the ARMv8 Generic TimerAndre Przywara2016-11-05-0/+11
* sunxi: Rename CONFIG_SUNXI to CONFIG_ARCH_SUNXIJagan Teki2016-10-30-1/+1
* Merge branch 'master' of git://www.denx.de/git/u-boot-imxTom Rini2016-10-28-0/+11
|\
| * engicam: icorem6: Add DM_GPIO, DM_MMC supportJagan Teki2016-10-26-0/+2
| * arm: imx6q: Add devicetree support for Engicam i.CoreM6 DualLite/SoloJagan Teki2016-10-26-0/+1
| * arm: imx: Add Engicam i.CoreM6 QDL Starter Kit initial supportJagan Teki2016-10-26-0/+8
* | efi_loader: Rename EFI_RUNTIME_{TEXT, DATA} to __efi_runtime{, _data}Alexander Graf2016-10-19-6/+6
* | efi_loader: Add generic PSCI RTSAlexander Graf2016-10-19-5/+26
* | arm: Provide common PSCI based reset handlerAlexander Graf2016-10-19-0/+25
* | arm: Add PSCI shutdown functionAlexander Graf2016-10-18-0/+15
* | arm: Disable HVC PSCI calls by defaultAlexander Graf2016-10-18-3/+11
|/
* ARM: create .secure_stack section only for PSCIMasahiro Yamada2016-10-14-2/+5
* Merge git://git.denx.de/u-boot-fsl-qoriqTom Rini2016-10-12-14/+289
|\
| * armv7: ls1021a: Move DDR config options to KconfigYork Sun2016-10-06-0/+47
| * armv8: fsl-layerscape: Move DDR config options to KconfigYork Sun2016-10-06-0/+54
| * arm: Move SYS_FSL_SRDS_* and SYS_HAS_SERDES to KconfigYork Sun2016-10-06-0/+27
| * arm: Move FSL_HAS_DP_DDR and NUM_DDR_CONTROLLERS to KconfigYork Sun2016-10-06-0/+8
| * arm: Move SYS_FSL_IFC_BANK_COUNT to KconfigYork Sun2016-10-06-0/+12
| * arm: Move MAX_CPUS to KconfigYork Sun2016-10-06-0/+24
| * arm: Move FSL_LSCH2 FSL_LSCH3 to KconfigYork Sun2016-10-06-0/+23
| * arm: Fix Kconfig for proper display menuYork Sun2016-10-06-6/+10
| * armv8: fsl: Enable USB only when SYSCLK is 100 MHzSriram Dash2016-10-06-0/+20
| * armv8/fsl-lsch2: Implement workaround for PIN MUX erratum A010539Hou Zhiqiang2016-10-06-0/+19
| * armv8: fsl-layerscape: Fix "cpu status" commandYork Sun2016-10-06-4/+33
| * armv8/fsl-layerscape: print SoC revsion numberWenbin Song2016-10-06-0/+3
| * armv7: LS1021a: enable i-cache in start.SXiaoliang Yang2016-10-06-1/+5
| * armv8: fsl-lsch2: enable snoopable sata read and writeTang Yuantian2016-10-06-1/+4
| * armv8: fsl-lsch2: adjust sata parameterTang Yuantian2016-10-06-2/+0
* | Merge branch 'master' of git://www.denx.de/git/u-boot-imxTom Rini2016-10-08-35/+99
|\ \
| * | ARM: vf610: use strcpy for soc environment variableStefan Agner2016-10-07-1/+1
| * | tools: mkimage: add support for Vybrid image formatAlbert ARIBAUD \(3ADEV\)2016-10-06-0/+5
| * | imx: imx6ul: disable POR_B internal pull upPeng Fan2016-10-04-8/+21
| * | imx: mx6: fix USB bmode to use reserved valueStefan Agner2016-10-04-1/+1
| * | arm: imx: add i.MX6ULL 14x14 EVK board supportPeng Fan2016-10-04-0/+7
| * | imx: imx6ull: adjust the ldo 1.2v bandgap voltagePeng Fan2016-10-04-0/+6
| * | imx: mx6ull: update clock settings and CCM register mapPeng Fan2016-10-04-22/+37
| * | imx: mx6ull: adjust POR_B setting for i.MX6ULLPeng Fan2016-10-04-0/+14
| * | imx: mx6ull: misc soc updatePeng Fan2016-10-04-4/+4
| * | imx: mx6ul: using runtime check when configuring PMIC_STBY_REQPeng Fan2016-10-04-1/+1
| * | imx: mx6ull: skip setting ahb clockPeng Fan2016-10-04-1/+1
| * | imx: mx6ull: add kconfig entry for MX6ULLYe Li2016-10-04-0/+4
| |/
* | ARM: AM437X: Add Silicon ID supportLokesh Vutla2016-10-08-1/+4
* | ARM: OMAP5+: Override switch_to_hypervisor functionKeerthy2016-10-06-0/+24
* | ARM: Introduce function to switch to hypervisor modeKeerthy2016-10-06-0/+21
* | omap: Set appropriate cache configuration for LPAE and non-LAPE casesKeerthy2016-10-06-2/+23
* | omap: Remove hardcoding of mmu section shift to 20Keerthy2016-10-06-2/+2
* | ARMv8/sec-firmware: fix a compile errorHou Zhiqiang2016-10-06-6/+16
* | ARM: Respect CONFIG_SPL_STACK define in lowlevel_init.SSiarhei Siamashka2016-10-06-0/+4