summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv8/fsl-layerscape/cpu.c
Commit message (Expand)AuthorAgeLines
* arm64: fsl-layerscape: add get_svr and IS_SVR_REV helperSriram Dash2016-06-13-0/+7
* armv8: fsl-layerscape: Remove unnecessary flushing dcacheAlison Wang2016-05-18-3/+0
* armv8: LS2080A: Consolidate LS2080A and LS2085AYork Sun2016-04-06-3/+6
* arm64: Fix layerscape mmu setupAlexander Graf2016-03-21-0/+5
* arm64: Remove non-full-va map codeAlexander Graf2016-03-15-5/+32
* armv8: fsl-layerscale: Rewrite reserving memory for MC and debug serverYork Sun2015-12-15-0/+21
* armv8: fsl-layerscape: Make DDR non secure in MMU tablesYork Sun2015-12-15-14/+107
* armv8: ls2085a: Add workaround of errata A009635Prabhakar Kushwaha2015-11-30-0/+6
* armv8/layerscape: Update MMU table with execute-never bitsAlison Wang2015-11-30-1/+1
* armv8: LS2080A: Rename LS2085A to reflect LS2080APrabhakar Kushwaha2015-11-30-1/+1
* armv8/ls1043a: Add Fman supportShaohui Xie2015-10-29-0/+12
* armv8/fsl_lsch2: Add fsl_lsch2 SoCMingkai Hu2015-10-29-0/+13
* armv8/fsl_lsch3: Change arch to fsl-layerscapeMingkai Hu2015-10-29-0/+514
generated by cgit v1.1 at 2024-11-07 15:50:19 +0000