summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7
Commit message (Expand)AuthorAgeLines
* mx5/6: Fix cpu_mmc_init() return valueBenoît Thébaudeau2012-09-01-4/+2
* imx-common/cmd_bmode.c: add imx bmode (bootmode) commandTroy Kisky2012-09-01-0/+187
* mx5: cosmetic: Clean up lowlevel_initBenoît Thébaudeau2012-09-01-23/+23
* mx5/6 timer: Round up tick_to_time() valueBenoît Thébaudeau2012-09-01-1/+1
* mx5: Enable dcacheBenoît Thébaudeau2012-09-01-0/+8
* arm:exynos: Enable data cache at exynos based processors.Łukasz Majewski2012-09-01-0/+8
* EXYNOS5: support display port phy control functionDonghwa Lee2012-09-01-0/+21
* EXYNOS5: support display system register controlDonghwa Lee2012-09-01-0/+18
* EXYNOS5: support exynos5 lcd clock controlDonghwa Lee2012-09-01-1/+107
* ARM: EXYNOS: fixed compiler warning messageJaehoon Chung2012-09-01-1/+4
* arm/s5pxx: Fix get_timer_masked to get the time.Zhong Hongbo2012-09-01-5/+17
* EXYNOS5 : Modify pinnumx settings as per Exynos5250 Rev 1.0Rajeshwari Shinde2012-09-01-9/+13
* EXYNOS5: CLOCK: Add BPLL supportRajeshwari Shinde2012-09-01-7/+21
* EXYNOS5: CLOCK: Modify MPLL clock out for Exynos5250 Rev 1.0Rajeshwari Shinde2012-09-01-1/+11
* arm: bugfix: save_boot_params_default accesses uninitalized stack when -O0Tetsuyuki Kobayashi2012-09-01-7/+14
* tegra20: Remove armv4t build flagsAllen Martin2012-09-01-12/+0
* tegra20: enable SPL for tegra20 boardsAllen Martin2012-09-01-3/+1
* tegra20: move tegra20 SoC code to arch/arm/cpu/tegra20-commonAllen Martin2012-09-01-4003/+2
* tegra20: rename tegra2 -> tegra20Allen Martin2012-09-01-55/+55
* snowball: Adding board specific cache cleanup routineMathieu J. Poirier2012-09-01-0/+26
* armv7: Adding cpu specific cache managmenentMathieu J. Poirier2012-09-01-0/+8
* u8500: Enabling power to MMC device on AB8500 V2Mathieu J. Poirier2012-09-01-26/+69
* u8500: Moving processor-specific functions to cpu area.Mathieu J. Poirier2012-09-01-0/+80
* snowball: Moving to ux500.v2 addess scheme for PRCMU accessMathieu J. Poirier2012-09-01-28/+63
* snowball: Adding CPU clock initialisationMathieu J. Poirier2012-09-01-0/+36
* snowball: Adding architecture dependent initialisationMathieu J. Poirier2012-09-01-1/+72
* u8500: Moving prcmu to cpu directoryMathieu J. Poirier2012-09-01-1/+165
* am33xx evm: Update secure_emif_sdram_config during ddr initSatyanarayana, Sandhya2012-09-01-1/+4
* armv7: Make lowlevel_init.S's lowlevel_init do ABI compatible stackTom Rini2012-09-01-0/+1
* omap4/5/am33xx: Make lowlevel_init available to all armv7 platformsTom Rini2012-09-01-19/+55
* am33xx: Add support, update omap3 McSPI driverTom Rini2012-09-01-0/+5
* am33xx: Correct MMC1, remove MMC2 supportTom Rini2012-09-01-1/+7
* imx: Use a clear identification of an unidentified CPU typeOtavio Salvador2012-09-01-2/+2
* dm: Move OMAP GPIO driver to drivers/gpio/Marek Vasut2012-09-01-246/+0
* am33xx: Rework pinmux functionsTom Rini2012-09-01-27/+5
* am33xx evm: Add CONFIG_CMD_EEPROM and relatedTom Rini2012-09-01-9/+4
* am33xx: Add support for TI AM335x StarterKit EVMTom Rini2012-09-01-2/+39
* am33xx: Remove board/ti/am335x/evm.cTom Rini2012-09-01-0/+173
* am33xx: Add DDR3 (Micron MT41J128M16JT-125) timings and supportTom Rini2012-09-01-0/+43
* am33xx: Rework config_ddr to make DDR3 support easier.Tom Rini2012-09-01-14/+23
* am33xx: Move some variables in emif4.c, mark them static.Tom Rini2012-09-01-4/+3
* am33xx: Correct and clean up ddr_regs structTom Rini2012-09-01-15/+2
* am33xx: Do not touch 'ratio1' fieldsTom Rini2012-09-01-17/+0
* am33xx: Rework config_io_ctrl slightlyTom Rini2012-09-01-15/+7
* am33xx: Use emif_regs struct for storing initialization valuesTom Rini2012-09-01-44/+27
* am33xx: Turn a number of 'int' functions to 'void'Tom Rini2012-09-01-36/+9
* am33xx: Document what we're doing with ddrctrl->ddrckectrlTom Rini2012-09-01-4/+2
* am33xx: Clean up unused DDR defines, prefix more with 'DDR2'Tom Rini2012-09-01-23/+23
* am33xx: Move the call to ddr_pll_config, make it take the frequencyTom Rini2012-09-01-3/+4
* am33xx: Pass to config_ddr the type of memory that is connectedTom Rini2012-09-01-18/+23
generated by cgit v1.1 at 2024-11-05 05:53:58 +0000