summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7
Commit message (Expand)AuthorAgeLines
* ARM: DRA72: DDR3: Add emif settings for 666MHz clockR Sricharan2014-09-04-3/+96
* keystone2: use readl/writel functions instead of redefinitionKhoronzhuk, Ivan2014-09-04-25/+19
* ARM: keystone: clock: use correct BWADJ field mask for PASSPLLCTL0Khoronzhuk, Ivan2014-09-04-1/+1
* highbank: kconfig: move common settingsMasahiro Yamada2014-08-30-0/+19
* keystone: kconfig: move board select menu and common settingsMasahiro Yamada2014-08-30-0/+24
* omap5: kconfig: move board select menu and common settingsMasahiro Yamada2014-08-30-0/+29
* omap4: kconfig: move board select menu and common settingsMasahiro Yamada2014-08-30-0/+29
* omap3: kconfig: move board select menu and common settingsMasahiro Yamada2014-08-30-0/+107
* exynos: kconfig: move board select menu and common settingsMasahiro Yamada2014-08-30-0/+55
* rmobile: kconfig: move board select menu and common settingsMasahiro Yamada2014-08-30-0/+37
* tegra: kconfig: move board select menu and common settingsMasahiro Yamada2014-08-30-0/+150
* zynq: kconfig: move board select menu and common settingsMasahiro Yamada2014-08-30-0/+43
* arm: Add missing .vectors section to linker scriptsBenoît Thébaudeau2014-08-30-0/+3
* arm: bcmnsp: Add bcmnsp u-architectureScott Branden2014-08-30-0/+26
* arm: bcmcygnus: Add bcmcygnus u-architectureScott Branden2014-08-30-0/+27
* arm: iproc: Initial commit of iproc architecture codeScott Branden2014-08-30-0/+325
* arm: bcm281xx: Add Ethernet Clock supportJiandong Zheng2014-08-30-0/+178
* socfpga: initialize designware ethernetPavel Machek2014-08-30-0/+17
* socfpga: Fix SOCFPGA build error for Altera dev kitChin Liang See2014-08-29-1/+5
* socfpga: fix clock manager register definitionPavel Machek2014-08-29-56/+56
* Merge branch 'master' of git://git.denx.de/u-boot-tiTom Rini2014-08-29-68/+126
|\
| * ARM: DRA: Enable VTT regulatorLokesh Vutla2014-08-25-0/+3
| * ARM: DRA7: Enable software leveling for dra7Sricharan R2014-08-25-68/+32
| * keystone2: use EFUSE_BOOTROM information to configure PLLsVitaly Andrianov2014-08-25-0/+91
* | Merge branch 'zynq' of git://www.denx.de/git/u-boot-microblazeTom Rini2014-08-29-1/+2
|\ \
| * | ARM: zynq: Remove spl.hMichal Simek2014-08-19-1/+1
| * | zynq: spl: Add vectors section to linker scriptPeter Crosthwaite2014-08-08-0/+1
* | | Merge branch 'master' of git://www.denx.de/git/u-boot-imxTom Rini2014-08-29-3/+180
|\ \ \
| * | | mx6sx: Adjust enable_fec_anatop_clock() for mx6soloxFabio Estevam2014-08-20-0/+21
| * | | ARM: mx6: Handle the MMDCx_MDCTL COL field capricesMarek Vasut2014-08-20-1/+7
| * | | mx6: add support of multi-processor commandGabriel Huau2014-08-20-0/+94
| * | | Merge branch 'master' of git://git.denx.de/u-boot-armStefano Babic2014-08-11-0/+174
| |\ \ \ | | | |/ | | |/|
| * | | Merge branch 'master' of git://git.denx.de/u-boot-armStefano Babic2014-08-08-457/+2434
| |\ \ \ | | | |/ | | |/|
| * | | i.MX6: add enable_spi_clk()Heiko Schocher2014-07-23-0/+18
| * | | mx6: soc: Do not apply the PFD erratum for mx6soloxFabio Estevam2014-07-23-0/+4
| * | | Merge branch 'master' of git://git.denx.de/u-bootStefano Babic2014-07-16-328/+739
| |\ \ \
| * | | | mx6: clock: Do not enable sata and ipu clocksFabio Estevam2014-07-10-0/+8
| * | | | mx6: Add support for the mx6solox variantFabio Estevam2014-07-10-2/+28
* | | | | sunxi: dram: Autodetect DDR3 bus width and densitySiarhei Siamashka2014-08-12-5/+47
* | | | | sunxi: dram: Derive write recovery delay from DRAM clock speedSiarhei Siamashka2014-08-12-1/+16
* | | | | sunxi: dram: Drop DDR2 support and assume only single rank DDR3 memorySiarhei Siamashka2014-08-12-22/+19
* | | | | sunxi: dram: Configurable DQS gating window mode and delaySiarhei Siamashka2014-08-12-1/+54
* | | | | sunxi: dram: Add a helper function 'mctl_get_number_of_lanes'Siarhei Siamashka2014-08-12-11/+16
* | | | | sunxi: dram: Improve DQS gate data training error handlingSiarhei Siamashka2014-08-12-2/+0
* | | | | sunxi: dram: Use divisor P=1 for PLL5Siarhei Siamashka2014-08-12-17/+11
* | | | | sunxi: dram: Configurable MBUS clock speed (use PLL5 or PLL6)Siarhei Siamashka2014-08-12-14/+38
* | | | | sunxi: dram: Re-introduce the impedance calibration ond ODTSiarhei Siamashka2014-08-12-0/+56
* | | | | sunxi: dram: Add 'await_bits_clear'/'await_bits_set' helper functionsSiarhei Siamashka2014-08-12-6/+22
* | | | | sunxi: dram: Do DDR3 reset in the same way on sun4i/sun5i/sun7iSiarhei Siamashka2014-08-12-11/+0
* | | | | sunxi: dram: Remove broken impedance and ODT configuration codeSiarhei Siamashka2014-08-12-27/+0
generated by cgit v1.1 at 2024-11-09 10:01:15 +0000