summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/virt-v7.c
Commit message (Expand)AuthorAgeLines
* ARM: non-sec: flush code cacheline alignedStefan Agner2016-08-12-1/+3
* tegra124: Reserve secure RAM using MC_SECURITY_CFG{0, 1}_0Ian Campbell2015-05-13-0/+5
* ARM: Add board-specific initialization hook for PSCIJan Kiszka2015-05-13-0/+6
* ARM: HYP/non-sec: relocation before enable secondary coresPeng Fan2015-03-01-1/+8
* ARM: HYP/non-sec: Make variable gic_dist_addr as a local onetang yuantian2015-01-23-2/+7
* ARM: HYP/non-sec: remove MIDR check to validate CBARMarc Zyngier2014-07-28-17/+0
* ARM: HYP/non-sec: allow relocation to secure RAMMarc Zyngier2014-07-28-40/+19
* ARM: virtualization: replace verbose license with SPDX identifierAndre Przywara2013-10-07-18/+2
* ARM: extend non-secure switch to also go into HYP modeAndre Przywara2013-10-03-0/+37
* ARM: add SMP support for non-secure switchAndre Przywara2013-10-03-1/+15
* ARM: add C function to switch to non-secure stateAndre Przywara2013-10-03-0/+122