summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/omap5/prcm-regs.c
Commit message (Expand)AuthorAgeLines
* DRA7: add ABB setup for MPU voltage domainNishanth Menon2014-01-24-0/+8
* ARM: DRA7xx: Add PRCM and Control information for SATARoger Quadros2013-12-04-0/+3
* ARM: OMAP5: Add PRCM and Control information for SATARoger Quadros2013-12-04-0/+4
* usb: dra7xx: Add support for dra7xx xhci USB hostDan Murphy2013-10-20-0/+1
* ARM: OMAP5: Add registers and defines for USBOTG SSDan Murphy2013-10-20-0/+4
* Coding Style cleanup: drop some excessive empty linesWolfgang Denk2013-10-14-2/+0
* omap5: add qspi supportMatt Porter2013-10-07-0/+1
* ARM: OMAP5: Avoid writing into LDO SRAM bitsLokesh Vutla2013-09-20-12/+0
* ARM: DRA7xx: Add CPSW support to DRA7xx EVMMugunthan V N2013-07-26-0/+4
* ARM: DRA7xx: Enable GMAC clock controlMugunthan V N2013-07-26-0/+2
* ARM: DRA7xx: Lock DPLL_GMACLokesh Vutla2013-07-26-0/+1
* Add GPL-2.0+ SPDX-License-Identifier to source filesWolfgang Denk2013-07-24-17/+1
* OMAP5: Enable access to auxclk registersLubomir Popov2013-06-10-0/+8
* ARM: DRA7xx: EMIF: Change settings required for EVM boardSricharan R2013-06-10-0/+1
* ARM: DRA7xx: clocks: Update PLL valuesLokesh Vutla2013-06-10-0/+1
* ARM: OMAP4+: Cleanup header filesLokesh Vutla2013-06-10-0/+2
* OMAP5: Fix bug in omap5_es1_prcm structLubomir Popov2013-06-10-0/+1
* OMAP5: add ABB setup for MPU voltage domainAndrii Tseglytskyi2013-06-10-0/+7
* ARM: OMAP5: Fix warm reset with USB cable connectedLokesh Vutla2013-05-10-0/+2
* arm: dra7xx: Add control module changesLokesh Vutla2013-03-11-0/+72
* arm: dra7xx: clock: Add the prcm changesLokesh Vutla2013-03-11-2/+222
* ARM: OMAP5: srcomp: enable slew rate compensation cells after powerupLokesh Vutla2013-03-11-1/+4
* ARM: OMAP5: clock: Add the prcm register changes required for ES2.0SRICHARAN R2013-03-11-0/+283
* ARM: OMAP4+: Make control module register structure genericLokesh Vutla2013-03-11-0/+74
* ARM: OMAP4+: Change the PRCM structure prototype common for all SocsSRICHARAN R2013-03-11-0/+306
generated by cgit v1.1 at 2024-10-30 18:48:29 +0000