summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/mx6
Commit message (Expand)AuthorAgeLines
* MLK-12068 imx: mx6ul/sx: fix mmdc_ch0 clk calculationPeng Fan2015-12-23-3/+57
* MLK-11528 imx: mx6ul check fuse before init beePeng Fan2015-09-10-1/+11
* MLK-11505 imx: mx6ul: Disable the LCDIF before system resetYe.Li2015-09-08-0/+9
* MLK-10957: ARM: mx6qp: do not turn off PURobin Gong2015-07-31-1/+2
* MLK-11228-2 android: Add fastboot command "reboot-bootloader" supportYe.Li2015-07-13-0/+6
* MLK-11228-1 android: Integrate community fastboot with FSL i.MX fastbootYe.Li2015-07-13-55/+3
* MLK-11159-2 Revert "MLK-11028 imx: mx6qp change L2 prefetch offset to 0"Robby Cai2015-06-24-1/+1
* MLK-11101 imx: mx6: Move the set_wdog_reset out of CONFIG_LDO_BYPASS_CHECKYe.Li2015-06-12-22/+22
* MLK-11028 imx: mx6qp change L2 prefetch offset to 0Peng Fan2015-06-12-1/+1
* MLK-11064 imx: mx6qp: Adjust AQos settings for peripheralsYe.Li2015-06-08-0/+3
* MLK-11050 ARM: imx6: configure the PMIC_STBY_REQ pin as open drainBai Ping2015-06-05-0/+9
* MLK-10958 imx: mx6ul support Bus Encryption EnginePeng Fan2015-05-25-1/+457
* MLK-10884 imx: MX6SX: Fix IOMUXC GPR registers access issueYe.Li2015-05-13-2/+2
* MLK-10829-1 imx:mx6sx correct i2c and video clock settingsPeng Fan2015-05-06-11/+1
* MLK-10812-2 imx:mx6ul add clock supportPeng Fan2015-05-05-18/+152
* MLK-10812-1 imx:mx6 add i2c4 supportPeng Fan2015-05-05-6/+23
* MLK-10808-5 imx: mx6ul: Update soc relevant settingsYe.Li2015-05-05-8/+22
* MLK-10708 imx:mx6qp Update Saturation THR for PRExPeng Fan2015-04-29-4/+4
* ENGR00329484-2 ARM:MX6: Clear Align bit in SCTLRPeng Fan2015-04-29-0/+3
* MLK-10674-2 imx: mx6qp settings for PREPeng Fan2015-04-29-0/+38
* MLK-10774-46 imx:mx6sx use correct GPR addressPeng Fan2015-04-29-1/+1
* MLK-10496: Check the PL310 version for applying errataNitin Garg2015-04-29-11/+10
* MLK-10448-5 imx: mx6qp: Enable PRG clock for IPUYe.Li2015-04-29-0/+6
* MLK-10448-4 mx6: hab : Remove the cache issue workaroud in hab for i.MX6QPYe.Li2015-04-29-1/+2
* MLK-10448-3 mx6: ccm: Change the clock settings for i.MX6QPYe.Li2015-04-29-6/+14
* MLK-10448-2 mx6: L2cache: Enable the double line fill for i.MX6DQPYe.Li2015-04-29-0/+3
* MLK-10448-1 mx6: Add MX6DQP CPU rev typeYe.Li2015-04-29-1/+3
* MLK-10774-33 imx:mx6 add udc and fastboot supportPeng Fan2015-04-29-0/+103
* MLK-10774-29 imx:thermal change from CONFIG_IMX6_THERMAL to CONFIG_IMX_THERMALPeng Fan2015-04-29-1/+1
* MLK-10774-24 imx:mx6 add get_boot_devicePeng Fan2015-04-29-0/+43
* MLK-10774-12 imx:mx6 update habPeng Fan2015-04-29-7/+12
* MLK-10774-11 mx6: clock: Modify GPMI clock to support mx6sxPeng Fan2015-04-29-0/+13
* MLK-10774-10 imx:mx6sx add mx6sx support for pcie power downPeng Fan2015-04-29-0/+6
* ENGR00325255 pcie:enable pcie support on imx6sx sdRichard Zhu2015-04-29-6/+36
* ENGR00331269 arm: mx6: select OSC as uart's clk parentAnson Huang2015-04-29-0/+9
* ENGR00322860 iMX6SX: Add function to check M4 status before bootingYe.Li2015-04-29-0/+13
* ENGR00321299 gis: clean csi0 input mux set bit in GPRSandor Yu2015-04-29-0/+6
* ENGR00321260-1 iMX6: Add support to get CPU serial numberYe.Li2015-04-29-0/+13
* ENGR00320350 iMX6SLEVK: Fix build warning of PCIE Phy power downYe.Li2015-04-29-0/+2
* ENGR00319965 pcie: mask the imx6sl outRichard Zhu2015-04-29-2/+7
* ENGR00319415 pcie: random link down issue after warm-rstRichard Zhu2015-04-29-0/+18
* ENGR00315894-77 mx6 soc: Add vadc power up/down functionYe.Li2015-04-29-0/+46
* ENGR00315894-76 mx6 clock: Add vadc clock enable functionYe.Li2015-04-29-0/+10
* ENGR00315894-71 iMX6SX Update registers and clock for displayYe.Li2015-04-29-0/+199
* ENGR00315894-57 iMX6SX: Add M4 boot support at soc levelYe.Li2015-04-29-0/+25
* MLK-10774-3 iMX6SX/SL: Modify SOC to support two ENETPeng Fan2015-04-29-3/+40
* ENGR00315894-11 i.mx6:shutdown vddpu and pcie phy to save powerYe.Li2015-04-29-0/+31
* MLK-10774-2 HDMI: splash screen function enhancementPeng Fan2015-04-29-1/+11
* MLK-10774-1 imx: LDO: add LDO bypassPeng Fan2015-04-29-0/+142
* board/seco: Add mx6q-uq7 basic board supportBoris BREZILLON2015-03-23-0/+11