summaryrefslogtreecommitdiff
path: root/arch/arc/lib
Commit message (Expand)AuthorAgeLines
* arc/cache: really do flush_dcache_all() even if IOC existsAlexey Brodkin2016-04-21-5/+2
* arc: get rid of running_on_hwAlexey Brodkin2016-04-11-6/+0
* arc: cache - utilize IO coherency (AKA IOC) engineAlexey Brodkin2016-02-20-8/+51
* arc: cache - accommodate different L1 cache line lengthsAlexey Brodkin2016-02-20-36/+82
* Fix board init code to respect the C runtime environmentAlbert ARIBAUD2016-01-13-5/+7
* arc: significant cache reworkAlexey Brodkin2015-07-01-138/+295
* arc: implement slave cores kick-start for Linux kernelAlexey Brodkin2015-07-01-0/+6
* arc: fix separate compilation of start.oAlexey Brodkin2015-04-10-0/+1
* arc: make sure _start is in the beginning of .text sectionAlexey Brodkin2015-04-10-1/+1
* arc: add support for SLC (System Level Cache, AKA L2-cache)Alexey Brodkin2015-04-03-0/+50
* arc: get rid of CONFIG_SYS_GENERIC_GLOBAL_DATAAlexey Brodkin2015-04-03-0/+8
* arc: clean-up init procedureAlexey Brodkin2015-04-03-77/+63
* arc: move low-level interrupt and exception handlers in a separate fileAlexey Brodkin2015-04-03-144/+152
* arc: merge common start-up code between ARC and ARCv2Alexey Brodkin2015-04-03-0/+242
* arc: cache - build invalidate_icache_all() and invalidate_dcache_all()Alexey Brodkin2015-04-03-4/+8
* arc: build libgcc in U-BootAlexey Brodkin2015-02-09-0/+521
* arc: select cache settings via menuconfigAlexey Brodkin2015-02-09-0/+1
* arc: define and use PTAG AUX regs for MMUv3 onlyAlexey Brodkin2015-02-09-3/+3
* arc: memcmp - fix zero-delay loop utilizationIgor Guryanov2015-02-09-0/+2
* arc: move common sources in libraryAlexey Brodkin2015-01-15-0/+406
* arc: relocate - minor refactoring and clean-upAlexey Brodkin2015-01-15-11/+4
* arc: introduce separate section for interrupt vector tableIgor Guryanov2015-01-15-2/+4
* arc: fix relocation for big-endian targetAlexey Brodkin2014-02-21-0/+4
* arc: add library functionsAlexey Brodkin2014-02-07-0/+846
generated by cgit v1.1 at 2024-11-06 15:11:12 +0000