summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeLines
* boston: Introduce support for the MIPS Boston development boardPaul Burton2016-09-21-0/+740
* clk: boston: Providea simple driver for Boston board clocksPaul Burton2016-09-21-0/+119
* dm: syscon: Provide a generic syscon driverPaul Burton2016-09-21-0/+11
* dm: core: Match compatible strings in order of priorityPaul Burton2016-09-21-37/+41
* dm: regmap: Implement simple regmap_read & regmap_writePaul Burton2016-09-21-0/+20
* net: pch_gbe: Make 64 bit safePaul Burton2016-09-21-10/+10
* net: pch_gbe: Use dm_pci_map_bar to discover MMIO basePaul Burton2016-09-21-5/+3
* pci: Flip condition for detecting non-PCI parent devicesPaul Burton2016-09-21-1/+1
* pci: xilinx: Add a driver for Xilinx AXI to PCIe bridgePaul Burton2016-09-21-0/+228
* dt-bindings: Add interrupt-controller/mips-gic.h headerPaul Burton2016-09-21-0/+9
* serial: ns16550: Support clocks via phandlePaul Burton2016-09-21-3/+18
* clk: Use dummy clk_get_by_* functions when CONFIG_CLK is disabledPaul Burton2016-09-21-1/+1
* MIPS: Ensure cache ops complete in mips_cache_resetPaul Burton2016-09-21-0/+2
* MIPS: Clear hazard between TagLo writes & cache opsPaul Burton2016-09-21-0/+1
* MIPS: Ensure Config.K0=2 applies before any memory accessesPaul Burton2016-09-21-0/+1
* MIPS: Malta: Enable CM & L2 supportPaul Burton2016-09-21-6/+2
* MIPS: Join the coherent domain when a CM is presentPaul Burton2016-09-21-0/+43
* MIPS: L2 cache supportPaul Burton2016-09-21-6/+291
* MIPS: Map CM Global Control RegistersPaul Burton2016-09-21-0/+88
* MIPS: Define register names for cache initPaul Burton2016-09-21-19/+23
* MIPS: If we don't need DDR for cache init, init cache firstPaul Burton2016-09-21-0/+9
* MIPS: Preserve Config implementation-defined bitsPaul Burton2016-09-21-2/+4
* MIPS: Enable use of the instruction cache earlierPaul Burton2016-09-21-8/+13
* MIPS: Probe cache line sizes once during bootPaul Burton2016-09-21-18/+45
* MIPS: ath79: Use mach_cpu_init instead of arch_cpu_initPaul Burton2016-09-21-1/+1
* board_f: Add a mach_cpu_init callbackPaul Burton2016-09-21-0/+6
* mips: Add MIPSfpga platform supportZubair Lutfullah Kakakhel2016-09-21-0/+211
* mips: xilfpga: Add device tree filesZubair Lutfullah Kakakhel2016-09-21-0/+84
* net: emaclite: Enable driver for MIPSZubair Lutfullah Kakakhel2016-09-21-1/+1
* net: emaclite: use __raw_readl/writel instead of weird defineZubair Lutfullah Kakakhel2016-09-21-41/+45
* net: emaclite: Use ioremap_nocacheZubair Lutfullah Kakakhel2016-09-21-1/+3
* Revert "Increase default of CONFIG_SYS_MALLOC_F_LEN for SPL_OF_CONTROL"Masahiro Yamada2016-09-19-1/+24
* A20-OLinuXino-Lime2: Enable USB gadget supportTom Rini2016-09-19-0/+8
* Merge branch 'master' of git://git.denx.de/u-boot-uniphierTom Rini2016-09-18-1179/+1472
|\
| * ARM: uniphier: update DRAM init code for LD20 SoCMasahiro Yamada2016-09-19-62/+447
| * ARM: uniphier: add PLL init code for LD20 SoCMasahiro Yamada2016-09-19-5/+234
| * ARM: uniphier: collect clock/PLL init code into a single directoryMasahiro Yamada2016-09-19-24/+18
| * ARM: uniphier: move PLL init code to U-Boot proper where possibleMasahiro Yamada2016-09-19-495/+365
| * ARM: uniphier: rename CONFIG_DPLL_SSC_RATE_1PERMasahiro Yamada2016-09-18-1/+1
| * ARM: uniphier: move XIRQ pin-mux settings of LD11/LD20Masahiro Yamada2016-09-18-31/+10
| * ARM: uniphier: consolidate System Bus pin-mux settings for LD11/LD20Masahiro Yamada2016-09-18-44/+5
| * ARM: dts: uniphier: include System Bus pin group node in SPL DTMasahiro Yamada2016-09-18-0/+8
| * ARM: uniphier: consolidate NAND pin-mux settingsMasahiro Yamada2016-09-18-274/+51
| * ARM: uniphier: remove ad-hoc pin-mux code for sLD3Masahiro Yamada2016-09-18-58/+0
| * ARM: uniphier: remove redundant pin-muxing for EA24 pin of sLD3 SoCMasahiro Yamada2016-09-18-2/+0
| * ARM: uniphier: select PINCTRL and SPL_PINCTRLMasahiro Yamada2016-09-18-10/+2
| * ARM: dts: uniphier: add pinctrl device node and pinctrl propertiesMasahiro Yamada2016-09-18-0/+43
| * pinctrl: uniphier: add UniPhier sLD3 pinctrl driverMasahiro Yamada2016-09-18-0/+135
| * pinctrl: uniphier: support 4bit-width pin-mux register capabilityMasahiro Yamada2016-09-18-14/+11
| * ARM: uniphier: introduce flags to adjust DRAM timing for LD20/LD21Masahiro Yamada2016-09-17-4/+32
generated by cgit v1.1 at 2024-09-03 09:08:48 +0000