diff options
author | Lubomir Popov <lpopov@mm-sol.com> | 2014-12-19 17:34:31 +0200 |
---|---|---|
committer | Tom Rini <trini@ti.com> | 2015-01-29 12:00:49 -0500 |
commit | b558af81281975d032c063ad228a400d8e619ad5 (patch) | |
tree | 8cb863af9cd24cb23522341ac17172499b5f96f9 /test/image | |
parent | 2af13d6b6265a6700c4f65597410b769895024bf (diff) | |
download | u-boot-imx-b558af81281975d032c063ad228a400d8e619ad5.zip u-boot-imx-b558af81281975d032c063ad228a400d8e619ad5.tar.gz u-boot-imx-b558af81281975d032c063ad228a400d8e619ad5.tar.bz2 |
ARM: OMAP5: DRA7xx: Add support for power rail grouping
On the DRA72x (J6Eco) EVM one PMIC SMPS is powering three SoC
core rails. This concept of using one SMPS to supply multiple
core domains (in various, although limited combinations, per
primary device use case) has now become common and is used by
many customer J6/J6Eco designs; it is supported by a number of
corresponding PMIC OTP versions.
This patch implements correct operation of the core voltages
scaling routine by ensuring that each SMPS that is supplying
more than one domain shall be written only once, and with the
highest voltage of those fused in the SoC (or of those defined
in the corresponding header if fuse read is disabled or fails)
for the power rails belonging to the group.
The patch also replaces some PMIC-related magic numbers with
the appropriate definitions. The default OPP_NOM voltages for
the DRA7xx SoCs are updated as well, per the latest DMs.
Signed-off-by: Lubomir Popov <l-popov@ti.com>
Diffstat (limited to 'test/image')
0 files changed, 0 insertions, 0 deletions