summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorTimur Tabi <timur@freescale.com>2007-04-30 13:59:50 -0500
committerKim Phillips <kim.phillips@freescale.com>2007-05-01 12:10:26 -0500
commitf64702b7fc8f8df39d31add770df6e372f9e9ce3 (patch)
treed5a47b8ce01f17475dd7cde4cd32abc19774aeca /include
parent54b2d434ae9d01787936f34fe1759cf3d7624ae3 (diff)
downloadu-boot-imx-f64702b7fc8f8df39d31add770df6e372f9e9ce3.zip
u-boot-imx-f64702b7fc8f8df39d31add770df6e372f9e9ce3.tar.gz
u-boot-imx-f64702b7fc8f8df39d31add770df6e372f9e9ce3.tar.bz2
Fix memory initialization on MPC8349E-mITX
Define CFG_DDR_SDRAM_CLK_CNTL for the MPC8349E-mITX and MPC8349E-mITX-GP. This allows ddr->sdram_clk_cntl to be properly initialized. This is necessary on some ITX boards, notably those with a revision 3.1 CPU. Also change spd_sdram() in cpu/mpc83xx/spd_sdram.c to not write anything into ddr->sdram_clk_cntl if CFG_DDR_SDRAM_CLK_CNTL is not defined. Signed-off-by: Timur Tabi <timur@freescale.com> Acked-by: Michael Benedict <MBenedict@twacs.com> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
Diffstat (limited to 'include')
-rw-r--r--include/configs/MPC8349ITX.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/include/configs/MPC8349ITX.h b/include/configs/MPC8349ITX.h
index 37bbfb3..906339e 100644
--- a/include/configs/MPC8349ITX.h
+++ b/include/configs/MPC8349ITX.h
@@ -154,6 +154,9 @@
#define CFG_MEMTEST_START 0x1000 /* memtest region */
#define CFG_MEMTEST_END 0x2000
+#define CFG_DDR_SDRAM_CLK_CNTL (DDR_SDRAM_CLK_CNTL_SS_EN | \
+ DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05)
+
#ifdef CONFIG_HARD_I2C
#define CONFIG_SPD_EEPROM /* use SPD EEPROM for DDR setup*/
#endif