summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2014-10-07 22:01:39 -0600
committerMinkyu Kang <mk7.kang@samsung.com>2014-10-08 17:25:46 +0900
commit83d937803ad344234da8abdf616d4c1563a12e04 (patch)
tree5ac4f965a4008a2997de08008ac4c172220a1508 /include
parente4d761000a50447a2afca2447088dbf282edda64 (diff)
downloadu-boot-imx-83d937803ad344234da8abdf616d4c1563a12e04.zip
u-boot-imx-83d937803ad344234da8abdf616d4c1563a12e04.tar.gz
u-boot-imx-83d937803ad344234da8abdf616d4c1563a12e04.tar.bz2
exynos5: Enable data cache
Things run faster when the data cache is enabled, so turn it on along with the 'dcache' command. Signed-off-by: Simon Glass <sjg@chromium.org> Tested-by: Ajay Kumar <ajaykumar.rs@samsung.com> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
Diffstat (limited to 'include')
-rw-r--r--include/configs/exynos5-dt.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/include/configs/exynos5-dt.h b/include/configs/exynos5-dt.h
index 1dc3002..68f3a41 100644
--- a/include/configs/exynos5-dt.h
+++ b/include/configs/exynos5-dt.h
@@ -33,8 +33,8 @@
#define CONFIG_TRACE_EARLY_ADDR 0x50000000
/* Keep L2 Cache Disabled */
-#define CONFIG_SYS_DCACHE_OFF
#define CONFIG_SYS_CACHELINE_SIZE 64
+#define CONFIG_CMD_CACHE
/* Enable ACE acceleration for SHA1 and SHA256 */
#define CONFIG_EXYNOS_ACE_SHA