summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2016-01-17 16:11:14 -0700
committerBin Meng <bmeng.cn@gmail.com>2016-01-24 12:08:16 +0800
commit5544757ce97c72119359eb47aa57d28e46fdf405 (patch)
treeb7236c701edb709f10831015681e88932d7b2af4 /include
parent858361b174ca44cd3ae3bfd87fcd33bcfeb31188 (diff)
downloadu-boot-imx-5544757ce97c72119359eb47aa57d28e46fdf405.zip
u-boot-imx-5544757ce97c72119359eb47aa57d28e46fdf405.tar.gz
u-boot-imx-5544757ce97c72119359eb47aa57d28e46fdf405.tar.bz2
dm: x86: Add a northbridge uclass
Add a uclass for the northbridge / SDRAM controller found on some older Intel chipsets. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Diffstat (limited to 'include')
-rw-r--r--include/dm/uclass-id.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/include/dm/uclass-id.h b/include/dm/uclass-id.h
index cd3e7fa..4806095 100644
--- a/include/dm/uclass-id.h
+++ b/include/dm/uclass-id.h
@@ -46,6 +46,7 @@ enum uclass_id {
UCLASS_MMC, /* SD / MMC card or chip */
UCLASS_MOD_EXP, /* RSA Mod Exp device */
UCLASS_MTD, /* Memory Technology Device (MTD) device */
+ UCLASS_NORTHBRIDGE, /* Intel Northbridge / SDRAM controller */
UCLASS_PANEL, /* Display panel, such as an LCD */
UCLASS_PANEL_BACKLIGHT, /* Backlight controller for panel */
UCLASS_PCH, /* x86 platform controller hub */