summaryrefslogtreecommitdiff
path: root/include/mii_phy.h
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2016-01-18 20:19:21 -0700
committerBin Meng <bmeng.cn@gmail.com>2016-01-24 12:07:17 +0800
commitf2b85ab5e6a91e29c1d64304be371753d75ed172 (patch)
treec7e65743fd66f6a06f425bd8bf7bc643f807eefe /include/mii_phy.h
parentfffe25db04b428f34b72264ff50c40f395fcd936 (diff)
downloadu-boot-imx-f2b85ab5e6a91e29c1d64304be371753d75ed172.zip
u-boot-imx-f2b85ab5e6a91e29c1d64304be371753d75ed172.tar.gz
u-boot-imx-f2b85ab5e6a91e29c1d64304be371753d75ed172.tar.bz2
dm: x86: spi: Convert ICH SPI driver to driver model PCI API
At present this SPI driver works by searching the PCI buses for its peripheral. It also uses the legacy PCI API. In addition the driver has code to determine the type of Intel PCH that is used (version 7 or version 9). Now that we have proper PCH drivers we can use those to obtain the information we need. While the device tree has a node for the SPI peripheral it is not in the right place. It should be on the PCI bus as a sub-peripheral of the LPC device. Update the device tree files to show the SPI controller within the PCH, so that PCI access works as expected. This patch includes Bin's fix-up patch from here: https://patchwork.ozlabs.org/patch/569478/ Signed-off-by: Simon Glass <sjg@chromium.org> Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Tested-by: Bin Meng <bmeng.cn@gmail.com>
Diffstat (limited to 'include/mii_phy.h')
0 files changed, 0 insertions, 0 deletions