summaryrefslogtreecommitdiff
path: root/include/configs
diff options
context:
space:
mode:
authorGururaja Hebbar K R <gururajakr@sanyo.co.in>2008-09-12 02:20:40 +0200
committerJean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>2008-09-12 02:20:40 +0200
commitb23253835f871cd9bd8e955b9a971d18a7d4ff56 (patch)
tree6cb9223841a5160d7e3b4432578e0c764d54a553 /include/configs
parentc455d07396dddc9864fd8dbb965ee10fe95ce8cf (diff)
downloadu-boot-imx-b23253835f871cd9bd8e955b9a971d18a7d4ff56.zip
u-boot-imx-b23253835f871cd9bd8e955b9a971d18a7d4ff56.tar.gz
u-boot-imx-b23253835f871cd9bd8e955b9a971d18a7d4ff56.tar.bz2
ARM OMAP : Correct Invalid Timer Register Field Declaration in omap1510.h & omap730.h
- Correct Invalid #define of MPUTIM_PTV_MASK for omap1510 & omap730 register definition MPUTIM_PTV_MASK is defined as #define MPUTIM_PTV_MASK (0x7<<PTV_BIT) while it should have been #define MPUTIM_PTV_MASK (0x7<<MPUTIM_PTV_BIT) - Below Patch corrects the same Signed-off-by: Gururaja Hebbar <gururajakr@sanyo.co.in>
Diffstat (limited to 'include/configs')
-rw-r--r--include/configs/omap1510.h2
-rw-r--r--include/configs/omap730.h2
2 files changed, 2 insertions, 2 deletions
diff --git a/include/configs/omap1510.h b/include/configs/omap1510.h
index 6787b19..931560c 100644
--- a/include/configs/omap1510.h
+++ b/include/configs/omap1510.h
@@ -482,7 +482,7 @@
/* CNTL_TIMER register bits */
#define MPUTIM_FREE (1<<6)
#define MPUTIM_CLOCK_ENABLE (1<<5)
-#define MPUTIM_PTV_MASK (0x7<<PTV_BIT)
+#define MPUTIM_PTV_MASK (0x7<<MPUTIM_PTV_BIT)
#define MPUTIM_PTV_BIT 2
#define MPUTIM_AR (1<<1)
#define MPUTIM_ST (1<<0)
diff --git a/include/configs/omap730.h b/include/configs/omap730.h
index 03abcb3..04d5144 100644
--- a/include/configs/omap730.h
+++ b/include/configs/omap730.h
@@ -150,7 +150,7 @@
/* MPU_CNTL_TIMER register bits */
#define MPUTIM_FREE (1<<6)
#define MPUTIM_CLOCK_ENABLE (1<<5)
-#define MPUTIM_PTV_MASK (0x7<<PTV_BIT)
+#define MPUTIM_PTV_MASK (0x7<<MPUTIM_PTV_BIT)
#define MPUTIM_PTV_BIT 2
#define MPUTIM_AR (1<<1)
#define MPUTIM_ST (1<<0)