summaryrefslogtreecommitdiff
path: root/include/configs/PMC440.h
diff options
context:
space:
mode:
authorWolfgang Denk <wd@denx.de>2008-01-09 21:34:46 +0100
committerWolfgang Denk <wd@denx.de>2008-01-09 21:34:46 +0100
commit3b93020d74630f0574cbd26d200a82c00dd11eaa (patch)
treefdf53ce4da01d337ceb71cadf496a9fc8d2fb62c /include/configs/PMC440.h
parentc83d7ca4dadd44ae430235077f63b64a11f36f6e (diff)
parent6007f3251c0967adc13f2ed8be1b924ddc30124d (diff)
downloadu-boot-imx-3b93020d74630f0574cbd26d200a82c00dd11eaa.zip
u-boot-imx-3b93020d74630f0574cbd26d200a82c00dd11eaa.tar.gz
u-boot-imx-3b93020d74630f0574cbd26d200a82c00dd11eaa.tar.bz2
Merge branch 'master' of /home/wd/git/u-boot/master/
Diffstat (limited to 'include/configs/PMC440.h')
-rw-r--r--include/configs/PMC440.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/include/configs/PMC440.h b/include/configs/PMC440.h
index 3d2ed1e..87fca3c 100644
--- a/include/configs/PMC440.h
+++ b/include/configs/PMC440.h
@@ -167,6 +167,7 @@
* set up. While still running from cache, I experienced problems accessing
* the NAND controller. sr - 2006-08-25
*/
+#if defined (CONFIG_NAND_U_BOOT)
#define CFG_NAND_BOOT_SPL_SRC 0xfffff000 /* SPL location */
#define CFG_NAND_BOOT_SPL_SIZE (4 << 10) /* SPL size */
#define CFG_NAND_BOOT_SPL_DST (CFG_OCM_BASE + (12 << 10)) /* Copy SPL here */
@@ -195,6 +196,7 @@
#define CFG_NAND_OOBSIZE 16
#define CFG_NAND_ECCTOTAL (CFG_NAND_ECCBYTES * CFG_NAND_ECCSTEPS)
#define CFG_NAND_ECCPOS {0, 1, 2, 3, 6, 7}
+#endif
#ifdef CFG_ENV_IS_IN_NAND
/*
@@ -501,6 +503,7 @@
#define NAND_MAX_CHIPS 1
#define CFG_NAND_BASE (CFG_NAND_ADDR + CFG_NAND_CS)
#define CFG_NAND_SELECT_DEVICE 1 /* nand driver supports mutipl. chips */
+#define CFG_NAND_QUIET_TEST 1
/*
* Internal Definitions