summaryrefslogtreecommitdiff
path: root/include/configs/MIP405.h
diff options
context:
space:
mode:
authorWolfgang Denk <wd@denx.de>2012-01-13 20:11:25 +0100
committerWolfgang Denk <wd@denx.de>2012-01-13 20:11:25 +0100
commitf563db33c1085bf7d616b98cac62337beb65b0a2 (patch)
treefedb727b35c0ce1b2404907c6b8c34ffb1dd811c /include/configs/MIP405.h
parentc0219cf08f53d914b4557ef658472b8799c3f9a7 (diff)
parentc30186c60af24bc397b733910ca6fc39e74515f2 (diff)
downloadu-boot-imx-f563db33c1085bf7d616b98cac62337beb65b0a2.zip
u-boot-imx-f563db33c1085bf7d616b98cac62337beb65b0a2.tar.gz
u-boot-imx-f563db33c1085bf7d616b98cac62337beb65b0a2.tar.bz2
Merge branch 'master' of /home/wd/git/u-boot/custodians
* 'master' of /home/wd/git/u-boot/custodians: board/mpl/pati: use the CFI driver for the PATI board board/mpl/mip405: use the CFI driver for the MIP405/MIP405T board board/mpl/pip405: use the CFI driver for the PIP405 board board/mpl/common: remove the old legacy flash ppc4xx: Setup HICB on Io64
Diffstat (limited to 'include/configs/MIP405.h')
-rw-r--r--include/configs/MIP405.h15
1 files changed, 11 insertions, 4 deletions
diff --git a/include/configs/MIP405.h b/include/configs/MIP405.h
index 247cd2f..9961fb5 100644
--- a/include/configs/MIP405.h
+++ b/include/configs/MIP405.h
@@ -239,11 +239,17 @@
/*-----------------------------------------------------------------------
* FLASH organization
*/
-#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
-#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
+#define CONFIG_SYS_UPDATE_FLASH_SIZE
+#define CONFIG_SYS_FLASH_PROTECTION
+#define CONFIG_SYS_FLASH_EMPTY_INFO
-#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
-#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
+#define CONFIG_SYS_FLASH_CFI
+#define CONFIG_FLASH_CFI_DRIVER
+
+#define CONFIG_FLASH_SHOW_PROGRESS 45
+
+#define CONFIG_SYS_MAX_FLASH_BANKS 1
+#define CONFIG_SYS_MAX_FLASH_SECT 256
/*
* JFFS2 partitions
@@ -291,6 +297,7 @@
#define FLASH_SIZE_PRELIM 3 /* maximal flash FLASH size bank #0 */
#define CONFIG_BOARD_EARLY_INIT_F 1
+#define CONFIG_BOARD_EARLY_INIT_R
/* Peripheral Bus Mapping */
#define PER_PLD_ADDR 0xF4000000 /* smallest window is 1MByte 0x10 0000*/