summaryrefslogtreecommitdiff
path: root/drivers/misc/cbmem_console.c
diff options
context:
space:
mode:
authorMasahiro Yamada <yamada.masahiro@socionext.com>2016-03-04 15:56:16 +0900
committerMasahiro Yamada <yamada.masahiro@socionext.com>2016-03-09 01:10:52 +0900
commitfdd15b6a86312c2878f3c7a83c70bcf66bbd56a6 (patch)
tree433c743906abc1d8ec79a60bb162a80196154edd /drivers/misc/cbmem_console.c
parent51244a60805fb91112f61ef268f58fc6d47a3d0a (diff)
downloadu-boot-imx-fdd15b6a86312c2878f3c7a83c70bcf66bbd56a6.zip
u-boot-imx-fdd15b6a86312c2878f3c7a83c70bcf66bbd56a6.tar.gz
u-boot-imx-fdd15b6a86312c2878f3c7a83c70bcf66bbd56a6.tar.bz2
pinctrl: uniphier: set input-enable before pin-muxing
While IECTRL is disabled, input signals are pulled-down internally. If pin-muxing is set up first, glitch signals (Low to High transition) might be input to hardware blocks. Bad case scenario: [1] The hardware block is already running before pinctrl is handled. (the reset is de-asserted by default or by a firmware, for example) [2] The pin-muxing is set up. The input signals to hardware block are pulled-down by the chip-internal biasing. [3] The pins are input-enabled. The signals from the board reach the hardware block. Actually, one invalid character is input to the UART blocks for such SoCs as PH1-LD4, PH1-sLD8, where UART devices start to run at the power on reset. To avoid such problems, pins should be input-enabled before muxing. [ ported from Linux commit bac7f4c1bf5e7c6ccd5bb71edc015b26c77f7460 ] Fixes: 5dc626f83619 ("pinctrl: uniphier: add UniPhier pinctrl core support") Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Diffstat (limited to 'drivers/misc/cbmem_console.c')
0 files changed, 0 insertions, 0 deletions